

## High Voltage High Side & Low Side Gate Drive IC

### General description

The ID7S625 is a high voltage, high speed power MOSFET and IGBT driver with independent high and low side referenced output channels based on P\_SUB P\_EPI process. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 V. Logic inputs are compatible with standard CMOS or LSTTL output, down to 3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications.


### Application

- DC/DC Converter
- Power MOSFET or IGBT driver
- DC/AC Converter

### Features


- Fully operational to +600 V
- 3.3 V / 5 V / 15 V logic compatible
- Floating channel designed for bootstrap operation
- Gate drive supply range from 10 V to 20 V
- UVLO for both channels
- 2.5A Output Current Capability
- Matched propagation delay for both channels

### Package/Order Information



Order code	Package
ID7S625SBC-R1	SOW16

### Typical Application Circuit




Note:

1. Vcc supply voltage, for IGBTs, should be 15V, for MOSFETs, should be 12V-15V.
2. Pull down resistor between Gate and Source of power device, the value is 10k ohms.
3. Driver circuit, turn on and turn off channel should be independently, the resistors value according to power device.
4. The resistor between VCC and bootstrap diode, to avoid VBS dv/dt.

## Pin Definitions

Pin Number	Pin Name	Pin Function Description
1	LO	Low side gate drive output, in phase with LIN
2	COM	Low side return
3	V <sub>CC</sub>	Low side supply
6	V <sub>S</sub>	High side floating supply return
7	V <sub>B</sub>	High side floating supply
8	HO	High side gate drive output, in phase with HIN
11	V <sub>DD</sub>	Logic supply
12	HIN	Logic input for high side gate driver output (HO) , in phase
13	SD	Logic input for shutdown
14	LIN	Logic input for low side gate driver output (LO), in phase
15	V <sub>SS</sub>	Logic ground
16	NC	Not Connected

## Functional Block Diagram



## Absolute Maximum Ratings

Exceeding these ratings may damage the device.

The absolute maximum ratings are stress ratings only at  $T_A=25^\circ\text{C}$ , unless otherwise specified.

Symbol	Definition	MIN.	MAX.	Units
$V_B$	High side floating supply	-0.3	625	V
$V_S$	High side floating supply return	$V_B - 25$	$V_B + 0.3$	
$V_{HO}$	High side gate drive output	$V_S - 0.3$	$V_B + 0.3$	
$V_{CC}$	Low side supply	-0.3	25	
$V_{LO}$	Low side gate drive output	-0.3	$V_{CC} + 0.3$	
$V_{DD}$	Logic supply	-0.3	$V_{CC} + 0.3$	
$V_{SS}$	Logic ground	$V_{CC} - 25$	$V_{CC} + 0.3$	
$V_{IN}$	Logic input	$V_{SS}-0.3$	$V_{DD} + 0.3$	
$dV_S/dt$	Allowable Offset Supply Voltage Transient	--	50	V/ns
ESD	HBM Model	2.5	--	kV
	Machine Model	200	--	V
PD	Package Power Dissipation @ $T_A \leq 25^\circ\text{C}$ (14 Lead DIP)	--	1.6	W
	Package Power Dissipation @ $T_A \leq 25^\circ\text{C}$ (16 Lead SOW)	--	1.25	
$R_{thJA}$	Thermal Resistance Junction to Ambient (14 Lead DIP)	--	75	$^\circ\text{C}/\text{W}$
	Thermal Resistance Junction to Ambient (16 Lead SOW)	--	100	
$T_J$	Junction Temperature	--	150	$^\circ\text{C}$
$T_s$	Storage Temperature	-55	150	
$T_L$	Lead Temperature (Soldering, 10 seconds)	--	300	

## Recommended Operating Conditions

Symbol	Definition	Min.	Max.	Units
$V_B$	High side floating supply	$V_S + 10$	$V_S + 20$	V
$V_S$	High side floating supply return	COM - 8	600	
$V_{HO}$	High side gate drive output voltage	$V_S$	$V_B$	
$V_{CC}$	Low side supply	10	20	
$V_{LO}$	Low side gate drive output voltage	0	$V_{CC}$	
$V_{DD}$	Logic supply	$V_{SS}+3$	$V_{SS}+20$	
$V_{SS}$	Logic ground	-5	5	
$V_{IN}$	Logic input voltage(HIN & LIN & SD)	0	$V_{DD}$	
$T_A$	Ambient temperature	-40	125	$^\circ\text{C}$

## Dynamic Electrical Characteristics

(V<sub>BIAS</sub> (V<sub>CC</sub>, V<sub>BS</sub>) = 15V, C<sub>L</sub> = 1000 pF and T<sub>A</sub> = 25 °C unless otherwise specified.)

Symbol	Definition	TYP.	MAX.	Units
t <sub>on</sub>	Turn-on propagation delay	135	220	ns
t <sub>off</sub>	Turn-off propagation delay	135	220	
t <sub>sd</sub>	Shutdown propagation delay	135	220	
MT	Delay matching	-	30	
t <sub>r</sub>	Turn-on rise time	20	30	
t <sub>f</sub>	Turn-off fall time	15	25	

## Static Electrical Characteristics

(V<sub>BIAS</sub> (V<sub>CC</sub>, V<sub>BS</sub>, V<sub>DD</sub>) = 15V, C<sub>L</sub> = 1000 pF, T<sub>A</sub> = 25 °C and V<sub>SS</sub>=COM unless otherwise specified.)

Symbol	Definition	MIN.	TYP.	MAX.	Units
V <sub>IH</sub>	Logic “1”(HIN & LIN) input voltage	9.5	-	-	V
V <sub>IL</sub>	Logic “0” (HIN & LIN) input voltage	-	-	5	
V <sub>OH</sub>	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	-	-	1.4	
V <sub>OL</sub>	Low level output voltage, V <sub>O</sub>	-	-	0.15	
I <sub>QDD</sub>	Quiescent V <sub>DD</sub> supply current	-	-	30	μA
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> supply current	-	120	240	
I <sub>QB5</sub>	Quiescent V <sub>B</sub> supply current	-	75	150	
I <sub>LK</sub>	Leakage current from V <sub>S</sub> (600V) to GND	-	-	10	
I <sub>IN+</sub>	Logic “1” input bias current	-	20	40	
I <sub>IN-</sub>	Logic “0” input bias current	-	-	5	
V <sub>BSU+</sub>	V <sub>BS</sub> supply UVLO threshold	7.5	8.4	9.7	V
V <sub>BSU-</sub>		7	8	9.4	
V <sub>CCU+</sub>	V <sub>CC</sub> supply UVLO threshold	7.5	8.4	9.6	
V <sub>CCU-</sub>		7	8	9.4	
I <sub>O+</sub>	Output high short circuit pulsed current	-	2.5	-	A
I <sub>O-</sub>	Output low short circuit pulsed current	-	2.5	-	


**Function Timing Diagram**

Fig.1 Input &amp; Output




Fig.2 SD Delay Time





Fig.3 Turn on and Turn off Delay

## Package Information

### Package Information SOW16



Symbol	Size	Min. (mm)	Typ. (mm)	Max. (mm)	Symbol	Size	Min. (mm)	Typ. (mm)	Max. (mm)
A	-	-	-	2.65	D	10.10	10.30	10.50	
A1	0.10	-	-	0.30	E	10.26	10.41	10.60	
A2	2.25	2.30	-	2.35	E1	7.30	7.50	7.70	
A3	0.97	1.02	-	1.07	e			1.27BSC	
b	0.35	-	-	0.44	L	0.55	-	0.85	
b1	0.34	0.37	-	0.39	L1			1.4BSC	
c	0.25	-	-	0.31	$\theta$	0	-	8°	
c1	0.24	0.25	-	0.26					

Top mark	Package
iDR. ID7S625 YWWXXXXX	SOW16

Note: Y: Year Code; WW: Week Code; XXXXX: Internal Code

#### Notes:

1. This drawing is subjected to change without notice.
2. Body dimensions do not include mold flash or protrusion.

---

**Important Notice**

Wuxi Chipown Microelectronics Co. Ltd. reserves the right to make changes without further notice to any products or specifications herein. Wuxi Chipown Microelectronics Co. Ltd. does not assume any responsibility for use of any its products for any particular purpose, nor does Wuxi Chipown Microelectronics Co. Ltd assume any liability arising out of the application or use of any its products or circuits. Wuxi Chipown Microelectronics Co. Ltd does not convey any license under its patent rights or other rights nor the rights of others.