

PRELIMINARY DATASHEET

CGY2133UH

1W 39-44 GHz High Power Amplifier

DESCRIPTION

The CGY2133UH is a PHEMT GaAs Power Amplifier with output power of 30dBm (1W) and more than 20dB of gain covering frequencies from 39 to 44 GHz.

The CGY2133UH is a 3 stage dual line-up architecture with large power couplers for power combining and excellent input and output matching.

The 1dB compression point is 28.5 dBm with excellent linearity delivering OIP3 at 37 dBm. DC power supply is 4.5V and PAE above 12%.

The CGY2133UH is manufactured using the D01PH GaAs PHEMT power process from OMMIC. This process has a 130nm gate length with a Ft 110GHz and a Fmax of 180GHz.

The D01PH process used to manufacture the MMIC has been evaluated by ESA and is present in the EPPL (European Preferred Part List). This very reliable process is suitable to manufacture power amplifiers dedicated to flight models in aerospace applications as well as power amplifier for terrestrial applications.


APPLICATIONS

- ▶ High performance GaAs High Power Amplifier
- ▶ Earth-to-space and point-to-point radiolink
- ▶ Backhaul network
- ▶ Telecommunications

FEATURES

- ▶ Usable frequency range from 39 to 44 GHz
- ▶ Psat > 1W (+ 30dBm)
- ▶ P1dB \approx + 28 dBm
- ▶ Gain \approx + 20dB
- ▶ 50 Ohms input and output matched
- ▶ Input and Output Return Loss better than -8dB
- ▶ Uses a highly reliable PHEMT MMIC process
- ▶ Delivered as 100 % on-wafer RF tested dies
- ▶ Samples and evaluation Boards Available
- ▶ Die size is 3.86 x 2.88 mm

The MMIC is available in the die form, OMMIC can deliver packaged version of the component.



CGY2133UH High Power Amplifier Block Diagram



MAXIMUM VALUES

$T_{amb} = + 25^{\circ}\text{C}$, at Die backside; unless otherwise specified.

Symbol	Parameter	Conditions	MIN.	MAX.	UNIT
$V_{G1H}, V_{G2H}, V_{G3H}, V_{G1L}, V_{G2L}, V_{G3L}$	Gate voltage		- 2,5	0	V
$V_{D1H}, V_{D2H}, V_{D3H}, V_{D1L}, V_{D2L}, V_{D3L}$	Drain voltage		0	+ 6	V
I_{D1H}, I_{D1L} I_{D2H}, I_{D2L} I_{D3H}, I_{D3L}	Drain current		200		mA
			400		
			600		
$I_{DNH, L}$ (all gates)	Gate Current		- 1	+ 1	mA
P_{IN}	Input power			+ 10	dBm
T_{amb}	Ambient temperature		- 40	+ 85	$^{\circ}\text{C}$
T_j	Junction temperature			+ 175	$^{\circ}\text{C}$
T_{stg}	Storage temperature		- 55	+ 85	$^{\circ}\text{C}$

Operation of this device outside the parameter ranges given above may cause permanent damage

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	UNIT
R_{th} (j - amb)	Thermal resistance from junction to ambient (DC at T_{amb} max)	TBD	$^{\circ}\text{C/W}$

ELECTRICAL CHARACTERISTICS

$T_{amb} = + 25^{\circ}\text{C}$

Symbol	Parameter	Conditions	MIN.	TYP.	MAX.	UNIT
RF_{in}	Input frequency		39		44	GHz
<i>Performances on Reference Board at $f_i = 42$ GHz</i>						
$V_{D1H, 2H, 3H}$ $V_{D1L, 2L, 3L}$	Supply voltage			+ 4,5		V
I_{DD}	Total supply current @ $Psat$	All gates at $V_G = -0,2V$		1330		mA
G	Gain	All gates at $V_G = -0,2V$		20		dB
NF	Noise Figure			TBD		dB
P1dB	1dB compression point	All gates at $V_G = -0,2V$		+ 26,5		dBm
$Psat$	Saturated power	All gates at $V_G = -0,2V$		+ 30		dBm
PAE	Power Added Efficiency			14		%
OIP3	Output third order intercept point	$I_{D3L} = I_{D3U} = 280$ mA		+ 36		dBm
IMD3	2 Carriers 14 dB below P1dB			- 44		dBc
ISO _{rev}	Reverse Isolation	RFOUT/RFIN		-40		dB
S_{11}	Input reflection coefficient	50 Ohms		-10		dB
S_{22}	Output reflection coefficient	50 Ohms		- 15		dB
P_{OFF}	Leakage when HPA off All gates = -2,5V	RFIN = + 10 dBm		-30		dBm

(*) Measurement reference planes are the INPUT and OUTPUT coaxial connectors.





Caution : This device is a high performance RF component and can be damaged by inappropriate handling. Standard ESD precautions should be followed. OMMIC document "OM-CI-MV/ 001/ PG" contains more information on the precautions to take.

On-Wafer measurements is the standard way of performing device testing but have inherently poor thermal conditions. Tests are performed under full biasing conditions and CW operation which combined with poor thermal conditions give a lower gain and P1dB compared to the MMIC's real performances with a good thermal heatsink..

S-PARAMETERS (SMITH CHARTS)

Conditions : $V_{D1H, D1L} = V_{D2H, D2L} = V_{D3H, D3L} = 4.5V$, $V_{G1H, G1L} = V_{G2H, G2L} = V_{G3H, G3L} = -0.2V$, ($I_{DQ1H, DQ1L} = 100mA$, $I_{DQ2H, DQ2L} = 180mA$, $I_{DQ3H, DQ3L} = 260 mA$), $T_{amb} = + 25^{\circ}\text{C}$ (On-Wafer measurements)






Figure 3: Gain and reverse isolation On-Wafer measurements


S PARAMETERS

Conditions : $V_{D1H}, D1L = V_{D2H}, D2L = V_{D3H}, D3L = 4.5V$, $V_{G1H}, G1L = V_{G2H}, G2L = V_{G3H}, G3L = -0.2V$, ($I_{DQ1H}, DQ1L = 100\text{mA}$, $I_{DQ2H}, DQ2L = 180\text{mA}$, $I_{DQ3H}, DQ3L = 260 \text{ mA}$), $T_{\text{amb}} = + 25^\circ\text{C}$ (On-Wafer measurements)


GHz	$ \text{S}_{11} $	S_{11} Phase	$ \text{S}_{21} $	S_{21} Phase	$ \text{S}_{12} $	S_{12} Phase	$ \text{S}_{22} $	S_{22} Phase
30	0,087	-91,2	2,121	-122,2	0,002	-119,3	0,069	-37,6
31	0,076	-85,1	3,023	-158,5	0,001	-104,2	0,081	-30,8
32	0,074	-85,5	4,266	158	0	-41,9	0,099	-33
33	0,042	-79	5,395	108,7	0,002	-12,9	0,104	-38,2
34	0,088	-18	6,033	60,8	0,002	-70,2	0,125	-33
35	0,159	-28,4	6,539	14,1	0,003	-123,5	0,154	-40,6
36	0,197	-43,6	6,894	-30	0,004	-171,1	0,16	-47,1
37	0,195	-50,8	7,178	-71,5	0,003	128,1	0,165	-50,3
38	0,195	-55,7	8,008	-116,3	0,003	97,3	0,172	-53
39	0,178	-54,9	8,375	-162,4	0,003	45,9	0,17	-55,7
40	0,185	-36,9	8,954	150,5	0,003	7,7	0,167	-46,8
41	0,251	-35	9,322	102,3	0,003	-16,8	0,187	-47,7
42	0,309	-41,8	10,209	51,4	0,004	-59,4	0,186	-41,3
43	0,342	-52,4	10,328	-8,2	0,004	-110,6	0,221	-26
44	0,318	-64,4	9,333	-71,9	0,003	-151,9	0,373	-32,3
45	0,27	-62,2	6,958	-139,7	0,003	-165	0,396	-52,7
46	0,272	-57	4,227	164,6	0,004	-152,5	0,368	-63,8
47	0,292	-57,6	2,601	115,1	0,007	157,5	0,341	-66,5
48	0,288	-60,3	1,51	73,7	0,008	115,2	0,312	-73,3
49	0,281	-60,4	0,921	32,4	0,007	88,1	0,288	-70
50	0,275	-60,4	0,584	-0,4	0,006	66,6	0,26	-72,5
51	0,277	-60,1	0,361	-36,7	0,005	50,6	0,302	-71
52	0,269	-54,7	0,23	-75,5	0,005	35,7	0,275	-75,3
53	0,281	-49,2	0,144	-108	0,005	27,1	0,244	-80,9
54	0,324	-48	0,116	-144,6	0,005	35,4	0,201	-74,1
55	0,392	-45	0,089	-173,3	0,006	17,7	0,149	-64,6
56	0,467	-50,7	0,043	159,5	0,006	8,1	0,129	-52,5
57	0,519	-62,5	0,035	126,6	0,007	3,4	0,12	-23,3
58	0,575	-72,3	0,083	9,6	0,007	-5	0,183	4,2
59	0,582	-84,5	0,072	40	0,009	-23,9	0,285	6,8

1DB COMPRESSION POINT, SATURATED POWER AND GAIN

Conditions : $V_{D1H}, D1L = V_{D2H}, D2L = V_{D3H}, D3L = 4.5V$, $V_{G1H}, G1L = V_{G2H}, G2L = V_{G3H}, G3L = -0.2V$, ($I_{DQ1H}, DQ1L = 100mA$, $I_{DQ2H}, DQ2L = 180mA$, $I_{DQ3H}, DQ3L = 260 mA$), $T_{amb} = + 25^{\circ}C$ (On-Wafer measurements)



Conditions : $V_{D1H}, D1L = V_{D2H}, D2L = V_{D3H}, D3L = 4.5V$, $V_{G1H}, G1L = V_{G2H}, G2L = V_{G3H}, G3L = 0V$, ($I_{DQ1H}, DQ1L = 140mA$, $I_{DQ2H}, DQ2L = 260mA$, $I_{DQ3H}, DQ3L = 380 mA$), $T_{amb} = + 25^{\circ}C$ (On-Wafer measurements)



APPLICATION SCHEMATIC




Figure 5 : APPLICATION SCHEMATICS

Component NAME	Value	Type	Comment
C1 to C6 C13 to C18	47p	Chip Capacitor	Chip capacitor PRESIDIO COMPONENTS P/N SA151BX470M2HX5#013B soldered close to the die, bonding as short as possible
R2,R4,R6 R8,R10,R12	39	SMD 0603 Resistor	YAGEO (PHYCOMP) RC0603FR-0739RL

R1,R3,R5 R7,R9,R11	100	SMD 0603 Resistor	YAGEO (PHYCOMP) RC0603FR-07100RL
C7 to C12 C19 to C24	100n	SMD 0603 Capacitor	MURATA GRM188R71H104KA93D


Due to the highly symmetrical design of the component and the requirements of the power combiner, it is recommended to keep V_{G1L} equal to V_{G1H} , V_{G2L} equal to V_{G2H} and V_{G3L} equal to V_{G3H} , for the same reason, it is recommended to keep V_{D1L} equal the V_{D1H} , V_{D2L} equal the V_{D2H} and V_{D3L} equal the V_{D3H} .

In order to save DC power consumption and improve PAE each gate can be individually driven at a different bias voltage. In this case, when using the targeted RF signal (modulated carrier), the distortion is monitored while adjusting V_{G1L} , V_{G2L} , V_{G3L} , V_{G1H} , V_{G2H} and V_{G3H} . The global strategy is to introduce all the distortion allowed by the targeted standard in the last stage of the amplifier by adjusting V_{G3L} , V_{G3H} while V_{G1L} , V_{G1H} and V_{G2L} , V_{G2H} are positioned in such a way that I_{D2L} , I_{D2H} and I_{D1L} , I_{D1H} are kept at the minimum value corresponding to a neglectable contribution to the global distortion.

An additional amount of DC power supply can be saved in fine tuning the drain voltages V_{D1L} , V_{D2L} , V_{D3L} , V_{D1H} , V_{D2H} and V_{D3H} while following the same procedure and the same strategy as described above.

In order to validate each stage of the amplifier, with respect to the DC, it is recommended to set V_{GNL} or V_{GNH} to -2.5V, then to set first the corresponding drain voltage V_{DNL} or V_{DNH} to +1V and check that the corresponding I_{DNL} or I_{DNH} drain current stay at a very low level, after that verification, V_{DNL} or V_{DNH} can be set to 4.5V. When V_{GNL} or V_{GNH} is changed from -2.5 to -0.3V, the corresponding drain current I_{DNL} or I_{DNH} increases slowly in a controlled manner to reach the typical targeted value.

DIE LAYOUT AND PIN CONFIGURATION



It is highly recommended to place a 47pF RF decoupling chip capacitor C1-C6 and C13-C18 at each DC terminal with as short as possible bonding wires. Additionally for power up, prior to applying drain voltage, gate voltages should be set to $VG = -1.5$ volt. After applying the VD voltage, transistors should be activated (gate positioned in the -0.3V to 0V range) from the third stage to the first. On shut down, reverse order operation should be performed.

PINOUT

Symbol	Pad	Description
RFout	OUT	RF output
RFin	IN	RF input
Vd1H	VD1H	First stage Drain (amplifier 1)
Vd2H	VD2H	Second stage Drain (amplifier 1)
Vd3H	VD3H	Third stage Drain (amplifier 1)
Vg1H	VG1H	First stage Gate (amplifier 1)

V _{G2H}	VG2H	Second stage Gate (amplifier 1)
V _{G3H}	VG3H	Third stage Gate (amplifier 1)
V _{D1L}	VD1L	First stage Drain (amplifier 2)
V _{D2L}	VD2L	Second stage Drain (amplifier 2)
V _{D3L}	VD3L	Third stage Drain (amplifier 2)
V _{G1L}	VG1L	First stage Gate (amplifier 2)
V _{G2L}	VG2L	Second stage Gate (amplifier 2)
V _{G3L}	VG3L	Third stage Gate (amplifier 2)
GND	BACKSIDE	Ground


Note :

In order to ensure good RF performances and stability It is key to connect to the ground the pad available on the backside of the die.

PACKAGE

Type	Description	Terminals	Pitch (mm)	Package size (mm)
DIE	100% RF and DC on-wafer tested	18	-	3.86 x 2.88 x 0.1

BONDING PAD COORDINATES



SOLDERING

During soldering process, to avoid permanent damages or impact on reliability, die temperature should never exceed 330°C.

Temperature in excess of 300°C should not be applied to the die longer than 1mn

Toxic fumes will be generated at temperatures higher than 400°C

DEFINITIONS

Limiting values definition

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Applications that are described herein for any of these products are for illustrative purposes only. OMMIC makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. OMMIC's customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify OMMIC for any damages resulting from such application.

Right to make changes

OMMIC reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. OMMIC assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

ORDERING INFORMATION

Generic type	Package type	Version	Sort Type	Description
CGY2133	UH	C1	-	On-Wafer measured Die



Document History :

Version 1.0, Last Update 26/07/2010

Version 1.1, Demo Board Update 14/09/2011