



# ADS1240 ADS1241

SBAS173A - JUNE 2001

# 24-Bit ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- 24 BITS NO MISSING CODES
- SIMULTANEOUS 50Hz AND 60Hz REJECTION (-90dB MINIMUM)
- 0.0015% INL
- 21 BITS EFFECTIVE RESOLUTION (PGA = 1), 19 BITS (PGA = 128)
- PGA GAINS FROM 1 TO 128
- SINGLE CYCLE SETTLING
- PROGRAMMABLE DATA OUTPUT RATES
- EXTERNAL DIFFERENTIAL REFERENCE OF 0.1V TO 5V
- ON-CHIP CALIBRATION
- SPI™ COMPATIBLE
- 2.7V TO 5.25V SUPPLY RANGE
- 600µW POWER CONSUMPTION
- UP TO EIGHT INPUT CHANNELS
- UP TO EIGHT DATA I/O

## **APPLICATIONS**

- INDUSTRIAL PROCESS CONTROL
- LIQUID/GAS CHROMATOGRAPHY
- BLOOD ANALYSIS
- SMART TRANSMITTERS
- PORTABLE INSTRUMENTATION
- WEIGHT SCALES

SPI is a registered trademark of Motorola.

## DESCRIPTION

The ADS1240 and ADS1241 are precision, wide dynamic range, delta-sigma, Analog-to-Digital (A/D) converters with 24-bit resolution operating from 2.7V to 5.25V supplies. The delta-sigma, A/D converter provides up to 24 bits of no missing code performance and effective resolution of 21 bits.

The input channels are multiplexed. Internal buffering can be selected to provide a very high input impedance for direct connection to transducers or low-level voltage signals. Burnout current sources are provided that allow for the detection of an open or shorted sensor. An 8-bit Digital-to-Analog (D/A) converter provides an offset correction with a range of 50% of the FSR (Full-Scale Range).

The PGA (Programmable Gain Amplifier) provides selectable gains of 1 to 128 with an effective resolution of 19 bits at a gain of 128. The A/D conversion is accomplished with a second-order delta-sigma modulator and programmable FIR filter that provides a simultaneous 50Hz and 60Hz notch. The reference input is differential and can be used for ratiometric conversion.

The serial interface is SPI compatible. Up to eight bits of data I/O are also provided that can be used for input or output. The ADS1240 and ADS1241 are designed for high-resolution measurement applications in smart transmitters, industrial process control, weight scales, chromatography, and portable instrumentation.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

V <sub>DD</sub> to GND	–0.3V to +6V
Input Current	
Input Current	10mA, Continuous
A <sub>IN</sub>	GND –0.5V to AV <sub>DD</sub> + 0.5V
Digital Input Voltage to GND	0.3V to DV <sub>DD</sub> + 0.3V
Digital Output Voltage to GND	–0.3V to DV <sub>DD</sub> + 0.3V
Maximum Junction Temperature	+150°C
Operating Temperature Range	–40°C to +85°C
Storage Temperature Range	–60°C to +100°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
ADS1240E	SSOP-24	dB	-40 to +85	ADS1240E	ADS1240E	Rails
"	"	"		"	ADS1240E/1K	Tape and Reel
ADS1241E	SSOP-28	dB	-40 to +85	ADS1241E	ADS1241E	Rails
"	"	"	"	"	ADS1241E/1K	Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "ADS1240E/1K" will get a single 1000-piece Tape and Reel.

## DIGITAL CHARACTERISTICS: $T_{MIN}$ to $T_{MAX},\,DV_{DD}$ 2.7V to 5.25V

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Digital Input/Output					
Logic Family			CMOS		
Logic Level: VIH		0.8 • DV <sub>DD</sub>		DV <sub>DD</sub>	V
V <sub>IL</sub>		DGND		0.2 • DV <sub>DD</sub>	V
V <sub>OH</sub>	I <sub>OH</sub> = 1mA	DV <sub>DD</sub> - 0.4		55	V
V <sub>OL</sub>	$I_{OL} = 1mA$	DGND		DGND + 0.4	V
Input Leakage: I <sub>IH</sub>	$V_{I} = DV_{DD}$			10	μA
I <sub>II.</sub>	$V_1 = 0$	-10			μA
Master Clock Rate: fosc		1		5	MHz
Master Clock Period: tosc	1/f <sub>OSC</sub>	200		1000	ns



# ELECTRICAL CHARACTERISTICS: $AV_{DD} = 5V$

All specifications  $T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +5V$ ,  $DV_{DD} = +2.7V$  to 5.25V,  $f_{MOD} = 19.2$ kHz, PGA = 1, Buffer ON,  $f_{DATA} = 15$ Hz,  $V_{REF} \equiv (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	МАХ	UNITS	
ANALOG INPUT (A <sub>IN</sub> 0 – A <sub>IN</sub> 7, A <sub>INCOM</sub> )						
Analog Input Range	Buffer OFF	AGND – 0.1		AV <sub>DD</sub> + 0.1	V	
3 1 3 3	Buffer ON	AGND + 0.05		AV <sub>DD</sub> – 1.5	V	
Full-Scale Input Range	(ln+) - (ln-), See Block Diagram, RANGE = 0	10112 10100		±V <sub>REF</sub> /PGA	v	
an ocale input Range	RANGE = $1$			$\pm V_{REF}/(2 \bullet PGA)$	v	
Differential Input Impedance	Buffer OFF		5/PGA	±v <sub>REF</sub> /(2 • F GA)	MΩ	
Differential Input Impedance	· · ·					
Input Current	Buffer ON		0.5		nA	
Bandwidth						
$f_{DATA} = 3.75Hz$	–3dB		1.65		Hz	
$f_{DATA} = 7.50Hz$	–3dB		3.44		Hz	
$f_{DATA} = 15.00Hz$	–3dB		14.6		Hz	
Programmable Gain Amplifier	User-Selectable Gain Ranges	1		128		
Input Capacitance			9		pF	
Input Leakage Current	Modulator OFF, $T = 25^{\circ}C$		5		pА	
Burnout Current Sources			2		μΑ	
OFFSET DAC						
Offset DAC Range	RANGE = 0		±V <sub>REF</sub> /(2 • PGA)		V	
Oliset DAG Range	RANGE = 0 RANGE = 1		$\pm V_{REF}/(2 \bullet PGA)$ $\pm V_{REF}/(4 \bullet PGA)$		v	
	RANGE = 1		±V <sub>REF</sub> /(4 • FGA)		v	
Offset DAC Monotonicity		8			Bits	
Offset DAC Gain Error		0	±10		%	
Offset DAC Gain Error Drift			1		ppm/°C	
			1		ppin/ C	
SYSTEM PERFORMANCE						
Resolution		24			Bits	
No Missing Codes				24	Bits	
Integral Non-Linearity	End Point Fit			±0.0015	% of FS	
Offset Error <sup>(1)</sup>			7.5		ppm of F	
Offset Drift <sup>(1)</sup>			0.02		ppm of FS/	
Gain Error <sup>(1)</sup>			0.005		%	
Gain Error Drift <sup>(1)</sup>			0.5		ppm/°C	
Common-Mode Rejection	at DC	100			dB	
-	$f_{CM} = 60Hz, f_{DATA} = 15Hz$		130		dB	
	$f_{CM} = 50Hz$ , $f_{DATA} = 15Hz$		120		dB	
Normal-Mode Rejection	$f_{SIG} = 50Hz$ , $f_{DATA} = 15Hz$		100		dB	
	$f_{SIG} = 60Hz$ , $f_{DATA} = 15Hz$		100		dB	
Output Noise	ISIG = CONE, IDATA = TONE	See	Typical Characteri	stics	üb	
Power-Supply Rejection	at DC, dB = -20 log( $\Delta V_{OUT} / \Delta V_{DD}$ ) <sup>(2)</sup>	80	95	0100	dB	
					45	
VOLTAGE REFERENCE INPUT				A) (		
Reference Input Range	REF IN+, REF IN-	0		AV <sub>DD</sub>	V	
V <sub>REF</sub>	$V_{REF} \equiv (REF IN+) - (REF IN-), RANGE = 0$	0.1	2.5	2.6	V	
	RANGE = 1	0.1		AV <sub>DD</sub>	V	
Common-Mode Rejection	at DC		120		dB	
Common-Mode Rejection	$f_{VREFCM} = 60Hz, f_{DATA} = 15Hz$		120		dB	
Bias Current <sup>(3)</sup>	$V_{REF} = 2.5V$		1.3		μΑ	
POWER-SUPPLY REQUIREMENTS						
Power-Supply Voltage	AV <sub>DD</sub>	4.75		5.25	V	
Analog Current	$\overline{\text{PDWN}} = 0$ , or SLEEP		1		nA	
-	PGA = 1, Buffer OFF		160	250	μA	
	PGA = 128, Buffer OFF		470	675	μA	
	PGA = 1, Buffer ON		210	300	μA	
	PGA = 128, Buffer ON		880	1275	μΑ	
Digital Current	Normal Mode, $DV_{DD} = 5V$		80	1275	μΑ μΑ	
Signal Outlont	SLEEP Mode, $DV_{DD} = 5V$		60	125	μΑ μΑ	
			230			
	Read Data Continuous Mode, DV <sub>DD</sub> = 5V PDWN				μA	
			0.5		nA	
Power Dissipation	$PGA = 1$ , Buffer OFF, $DV_{DD} = 5V$		1.2	1.9	mW	
TEMPERATURE RANGE						
Onerating		-40	1	+85	°C	
Operating		40		+05	0	

NOTES: (1) Calibration can minimize these errors. (2)  $\Delta V_{OUT}$  is a change in digital result. (3) 12pF switched capacitor at f<sub>SAMP</sub> clock frequency.



# ELECTRICAL CHARACTERISTICS: $AV_{DD} = 3V$

All specifications  $T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +3V$ ,  $DV_{DD} = +2.7V$  to 5.25V,  $f_{MOD} = 19.2kHz$ , PGA = 1, Buffer ON,  $f_{DATA} = 15Hz$ ,  $V_{REF} \equiv (REF IN+) - (REF IN-) = +1.25V$ , unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
ANALOG INPUT (A <sub>IN</sub> 0 – A <sub>IN</sub> 7, A <sub>INCOM</sub> ) Analog Input Range Full-Scale Input Voltage Range	Buffer OFF Buffer ON (In+) – (In–) See Block Diagram, RANGE = 0 RANGE = 1 Buffer OEE	AGND – 0.1 AGND + 0.05	5/004	$AV_{DD} + 0.1$ $AV_{DD} - 1.5$ $\pm V_{REF}/PGA$ $\pm V_{REF}/(2 \bullet PGA)$	V V V V	
Input Impedance Input Current Bandwidth	Buffer OFF Buffer ON		5/PGA 0.5		MΩ nA	
$\begin{array}{l} f_{DATA}=3.75Hz\\ f_{DATA}=7.50Hz\\ f_{DATA}=15.00Hz\\ Programmable Gain Amplifier\\ Input Capacitance\\ Input Leakage Current\\ Burnout Current Sources\\ \end{array}$	3dB 3dB 3dB User-Selectable Gain Ranges Modulator OFF, T = 25°C	1	1.65 3.44 14.6 9 5 2	128	Hz Hz Hz pF pA μA	
OFFSET DAC Offset DAC Range	RANGE = 0 RANGE = 1		±V <sub>REF</sub> /(2 • PGA) ±V <sub>REF</sub> /(4 • PGA)		V V	
Offset DAC Monotonicity Offset DAC Gain Error Offset DAC Gain Error Drift		8	±10 2		Bits % ppm/°C	
SYSTEM PERFORMANCE Resolution No Missing Codes Integral Non-Linearity Offset Error <sup>(1)</sup> Offset Drift <sup>(1)</sup> Gain Error <sup>(1)</sup>	End Point Fit	24	15 0.04 0.01	24 ±0.0015	Bits Bits % of FS ppm of FS ppm of FS/° %	
Gain Error Drift <sup>(1)</sup> Common-Mode Rejection Normal-Mode Rejection	$\begin{array}{c} \text{at DC} \\ f_{\text{CM}} = 60\text{Hz}, \ f_{\text{DATA}} = 15\text{Hz} \\ f_{\text{CM}} = 50\text{Hz}, \ f_{\text{DATA}} = 15\text{Hz} \\ f_{\text{SIG}} = 50\text{Hz}, \ f_{\text{DATA}} = 15\text{Hz} \\ f_{\text{SIG}} = 60\text{Hz}, \ f_{\text{DATA}} = 15\text{Hz} \end{array}$	100	1.0 130 120 100 100		ppm/°C dB dB dB dB dB	
Output Noise Power-Supply Rejection	at DC, dB = -20 log $(\Delta V_{OUT} / \Delta V_{DD})^{(2)}$	See 75	Typical Characteri 90	istics	dB	
VOLTAGE REFERENCE INPUT Reference Input Range V <sub>REF</sub> Common-Mode Rejection Common-Mode Rejection Bias Current <sup>(3)</sup>	$\label{eq:REF_IN+, REF_IN-} \begin{array}{c} \text{REF IN+, REF IN-} \\ \text{V}_{\text{REF}} = (\text{REF IN+}) - (\text{REF IN-}), \text{RANGE} = 0 \\ \text{RANGE} = 1 \\ \text{at DC} \\ \text{f}_{\text{VREFCM}} = 60\text{Hz}, \text{f}_{\text{DATA}} = 15\text{Hz} \\ \text{V}_{\text{REF}} = 1.25 \end{array}$	0 0.1 0.1	1.25 2.5 120 120 0.65	AV <sub>DD</sub> 1.30 2.6	V V dB dB μA	
POWER-SUPPLY REQUIREMENTS Power-Supply Voltage Analog Current Digital Current	$\begin{array}{c} AV_{DD}\\ \hline PDWN = 0, \text{ or SLEEP}\\ PGA = 1, \ Buffer OFF\\ PGA = 128, \ Buffer OFF\\ PGA = 128, \ Buffer ON\\ PGA = 128, \ Buffer ON\\ Normal Mode,  DV_{DD} = 3V\\ SLEEP Mode,  DV_{DD} = 3V\\ Read Data Continuous Mode,  DV_{DD} = 3V\\ \hline PDWN = 0 \end{array}$	2.7	1 140 410 190 820 50 75 113 0.5	3.3 225 600 275 1225 100	V nA μA μA μA μA μA ηA	
Power Dissipation TEMPERATURE RANGE	PGA = 1, Buffer OFF, DV <sub>DD</sub> = 3V		0.6	1.2	mW	
Operating Storage		-40 -60		+85 +100	°C ℃	

NOTES: (1) Calibration can minimize these errors. (2)  $\Delta V_{OUT}$  is a change in digital result. (3) 12pF switched capacitor at f<sub>SAMP</sub> clock frequency.



## **PIN CONFIGURATION (ADS1240)**



#### **PIN DESCRIPTIONS (ADS1240)**

PIN NUMBER	NAME	DESCRIPTION
1	DV <sub>DD</sub>	Digital Power Supply
2	DGND	Digital Ground
3	X <sub>IN</sub>	Clock Input
4	X <sub>OUT</sub>	Clock Output, used with crystal or ceramic resonator.
5	RESET	Active LOW, resets the entire device.
6	DSYNC	Synchronization Control.
7	PDWN	Active LOW. Power Down. The power down func- tion shuts down the analog and digital circuits.
8	DGND	Digital Ground
9	V <sub>REF+</sub>	Positive Differential Reference Input
10	V <sub>REF-</sub>	Negative Differential Reference Input
11	A <sub>IN</sub> 0/D0	Analog Input 0/Data I/O 0
12	A <sub>IN</sub> 1/D1	Analog Input 1/Data I/O 1
13	A <sub>IN</sub> 2/D2	Analog Input 2/Data I/O 2
14	A <sub>IN</sub> 3/D3	Analog Input 3/Data I/O 3
15	A <sub>INCOM</sub>	Analog Input Common
16	AGND	Analog Ground
17	AV <sub>DD</sub>	Analog Power Supply
18	POL	Serial Clock Polarity
19	CS	Active LOW, Chip Select
20	D <sub>IN</sub>	Serial Data Input, Schmitt Trigger
21	D <sub>OUT</sub>	Serial Data Output
22	SCLK	Serial Clock, Schmitt Trigger
23	DRDY	Active LOW, Data Ready
24	BUFEN	Buffer Enable

### **PIN CONFIGURATION (ADS1241)**



#### **PIN DESCRIPTIONS (ADS1241)**

PIN		
NUMBER	NAME	DESCRIPTION
1	DV <sub>DD</sub>	Digital Power Supply
2	DGND	Digital Ground
3	X <sub>IN</sub>	Clock Input
4	X <sub>OUT</sub>	Clock Output, used with crystal or ceramic
		resonator.
5	RESET	Active LOW, entire device.
6	DSYNC	Synchronization Control.
7	PDWN	Active LOW. Power Down. The power down func-
		tion shuts down the analog and digital circuits.
8	DGND	Digital Ground
9	V <sub>REF+</sub>	Positive Differential Reference Input
10	V <sub>REF-</sub>	Negative Differential Reference Input
11	A <sub>IN</sub> 0/D0	Analog Input 0/Data I/O 0
12	A <sub>IN</sub> 1/D1	Analog Input 1/Data I/O 1
13	A <sub>IN</sub> 4/D4	Analog Input 4/Data I/O 4
14	A <sub>IN</sub> 5/D5	Analog Input 5/Data I/O 5
15	A <sub>IN</sub> 6/D6	Analog Input 6/Data I/O 6
16	A <sub>IN</sub> 7/D7	Analog Input 7/Data I/O 7
17	A <sub>IN</sub> 2/D2	Analog Input 2/Data I/O 2
18	A <sub>IN</sub> 3/D3	Analog Input 3/Data I/O 3
19	A <sub>INCOM</sub>	Analog Input Common, connect to AGND if unused.
20	AGND	Analog Ground
21	AV <sub>DD</sub>	Analog Power Supply
22	POL	Serial Clock Polarity
23	CS	Active LOW, Chip Select
24	D <sub>IN</sub>	Serial Data Input, Schmitt Trigger
25	D <sub>OUT</sub>	Serial Data Output
26	SCLK	Serial Clock, Schmitt Trigger
27	DRDY	Active LOW, Data Ready
28	BUFEN	Buffer Enable



## TIMING CHARACTERISTICS



### TIMING CHARACTERISTICS TABLES

- t<sub>17</sub>

SPEC	DESCRIPTION	MIN	МАХ	UNITS
t <sub>1</sub>	SCLK Period	4	3	t <sub>OSC</sub> Periods DRDY Periods
t <sub>2</sub>	SCLK Pulse Width, HIGH and LOW	200		ns
t <sub>3</sub>	CS low to first SCLK Edge; Setup Time <sup>(2)</sup>	0		ns
t <sub>4</sub>	D <sub>IN</sub> Valid to SCLK Edge; Setup Time	50		ns
t <sub>5</sub>	Valid D <sub>IN</sub> to SCLK Edge; Hold Time	50		ns
t <sub>6</sub>	Delay between last SCLK edge for D <sub>IN</sub> and first SCLK edge for D <sub>OUT</sub> : RDATA, RDATAC, RREG, WREG	50		t <sub>osc</sub> Periods
t <sub>7</sub> (1)	SCLK Edge to Valid New D <sub>OUT</sub>	00	50	ns
t <sub>8</sub> <sup>(1)</sup>	SCLK Edge to D <sub>OUT</sub> , Hold Time	0		ns
t <sub>9</sub>	Last SCLK Edge to D <sub>OUT</sub> Tri-State	6	10	t <sub>OSC</sub> Periods
	NOTE: $D_{OUT}$ goes tri-state immediately when $\overline{CS}$ goes HIGH.			
t <sub>10</sub>	CS LOW time after final SCLK edge.	0		ns
t <sub>11</sub>	Final SCLK edge of one command until first edge SCLK of next command:			
	RREG, WREG DSYNC, SLEEP, RESET, RDATA, RDATAC, STOPC	4		t <sub>OSC</sub> Periods
	SELFGCAL, SELFOCAL, SYSOCAL, SYSGCAL	2		DRDY Periods
	SELFCAL	4		DRDY Periods
	RESET (also SCLK Reset or RESET Pin)	16		t <sub>OSC</sub> Periods
t <sub>16</sub>	Pulse Width	4	5000	t <sub>OSC</sub> Periods
t <sub>17</sub>	Allowed analog input change for next valid conversion DOR update, DOR data not valid	4	5000	t <sub>OSC</sub> Periods t <sub>OSC</sub> Periods
t <sub>18</sub>		+		losc i enous

-

t<sub>18</sub>

NOTE: (1) Load =  $20pF || 10k\Omega$  to DGND. (2)  $\overline{CS}$  may be tied LOW.





## **TYPICAL CHARACTERISTICS**

All specifications,  $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $f_{OSC} = 2.4576MHz$ , PGA = 1,  $f_{DATA} = 15Hz$ ,  $V_{REF} \equiv (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise specified.















## **TYPICAL CHARACTERISTICS (Cont.)**

All specifications,  $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $f_{OSC} = 2.4576MHz$ , PGA = 1,  $f_{DATA} = 15Hz$ ,  $V_{REF} \equiv (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise specified.















# **TYPICAL CHARACTERISTICS (Cont.)**

All specifications,  $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $f_{OSC} = 2.4576MHz$ , PGA = 1,  $f_{DATA} = 15Hz$ ,  $V_{REF} \equiv (REF IN+) - (REF IN-) = +2.5V$ , unless otherwise specified.





## **OVERVIEW**

## INPUT MULTIPLEXER

The input multiplexer provides for any combination of differential inputs to be selected on any of the input channels, as shown in Figure 1. For Example, if  $A_{IN}0$  is selected as the positive differential input channel, any other channel can be selected as the negative differential input channel. Under this method, it is possible to have up to eight fully differential input channels for the ADS1241, and four differential input pins for the ADS1240.

In addition, current sources are supplied that will source or sink current to detect open or short circuits on the input pins.



FIGURE 1. Input Multiplexer Configuration.

### **BURNOUT CURRENT SOURCES**

When the Burnout bit is set in the ACR configuration register, two current sources are enabled. The current source on the positive input channel sources approximately  $2\mu$ A of current. The current source on the negative input channel sinks approximately  $2\mu$ A. This allows for the detection of an open circuit (full-scale reading) or short circuit (0V differential reading) on the selected input differential pair.

#### **INPUT BUFFER**

The input impedance of the ADS1240 and ADS1241 without the buffer is  $5M\Omega/PGA$ . With the buffer enabled the input voltage range is reduced, and the analog power-supply current is higher. The buffer is controlled by ANDing the state of the buffer pin with the state of the BUFFER bit in the ACR register.

### PGA

The Programmable Gain Amplifier (PGA) can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128. Using the PGA can actually improve the effective resolution of the A/D converter. For instance, with a PGA of 1 on a 5V full-scale signal, the A/D converter can resolve up to 1 $\mu$ V. With a PGA of 128 and a full-scale signal of 40mV, the A/D converter can resolve up to 75nV. With a PGA of 1, this would require a 26-bit A/D converter to resolve up to 75nV. AV<sub>DD</sub> current increases with higher PGA settings.

### PGA OFFSET DAC

The input to the PGA can be shifted by half the full-scale input range of the PGA using the ODAC (Offset DAC) register. The ODAC register is an 8-bit value; the MSB is the sign and the seven LSBs provide the magnitude of the offset. Using the offset DAC does not reduce the performance of the A/D converter.

## MODULATOR

The modulator is a single-loop second-order system. The modulator runs at a clock speed ( $f_{MOD}$ ) that is derived from the external clock ( $f_{OSC}$ ). The frequency division is determined by the SPEED bit in the SETUP register, as shown in Table I. For the same DATA RATE Bit selection, the noise performance will be the same regardless of output rate.

	SPEED		D	ATA RAT	1st NOTCH	
f <sub>osc</sub>	BIT	f <sub>MOD</sub>	00	01	10	FREQ.
2.4576MHz	0	19,200Hz	15Hz	7.5Hz	3.75Hz	50/60Hz
	1	9,600Hz	7.5Hz	3.75Hz	1.875Hz	25/30Hz
4.9152MHz	0	38,400Hz	30Hz	15Hz	7.5Hz	100/120Hz
	1	19,200Hz	15Hz	7.5Hz	3.75Hz	50/60Hz

TABLE I. Output Configuration.

#### CALIBRATION

The offset and gain errors in the ADS1240 and ADS1241, or the complete system, can be minimized with calibration. Internal calibration of the ADS1240 and ADS1241 is called self calibration. This is handled with three commands. One command does both offset and gain calibration. There is also a gain calibration command and an offset calibration command. Each calibration process takes two  $t_{DATA}$  periods to complete. Therefore, it takes four  $t_{DATA}$  periods to complete both an offset and gain calibration.

For system calibration, the appropriate signal must be applied to the differential inputs. The system offset command requires a "zero" input differential signal. It then computes an offset that will nullify offset in the differential system. The system gain command requires a positive "full-scale" input signal. It then computes a value to nullify gain errors in the system. Each of these calibrations will take two t<sub>DATA</sub> periods to complete.

Calibration should be performed after power on, a change in temperature, or a change of the PGA. The RANGE bit (ACR bit 2) must be zero during calibration. For operation with a reference voltage greater than  $(AV_{DD} - 1.5)$  volts, the buffer must also be turned off during calibration.





Calibration will remove the effects of the ODAC, therefore, changes to the ODAC register must be done after calibration, otherwise the calibration will remove the effects of the offset.

At the completion of calibration, the  $\overline{\text{DRDY}}$  signal goes low which indicates the calibration is finished and valid data is available.

#### **DIGITAL FILTER**

The ADS1240 and ADS1241 have a 1279 taps modified linear phase digital filter on board that a user can configure various output data rates. When a 2.4576MHz crystal is used, the device can be programmed to an output data rate of 15Hz, 7.5Hz, or 3.75Hz. Under these conditions, the digital filter rejects both 50Hz and 60Hz interference down to at least – 90dB of full-scale input. Figure 2 shows the various conditions that the user can configure ADS1240 and ADS1241 on-board digital filter to perform various data output rates to get different line rejection frequencies.

If a different data output rate is desired, a different crystal frequency can be used. However, the rejection frequencies will shift accordingly. For example, 3.6864MHz CLK with default register condition will have:

 $(3.6864MHz/2.4576MHz) \cdot 15Hz = 22.5Hz$  of data output rate and the first and second notch will be:

1.5 • (50Hz and 60Hz) = 75Hz and 90Hz

#### **EXTERNAL VOLTAGE REFERENCE**

The ADS1240 and ADS1241 require an external voltage reference. The selection for the voltage reference value is made through the ACR register.

The external voltage reference is differential and is represented by the voltage difference between the pins:  $+V_{REF}$  and  $-V_{REF}$ . The absolute voltage on either pin,  $+V_{REF}$  or  $-V_{REF}$ , can range from AGND to  $AV_{DD}$ . However, the following limitations apply:

For  $AV_{DD} = 5.0V$  and RANGE = 0 in the ACR, the differential  $V_{REF}$  must not exceed 2.5V.

For  $AV_{DD} = 5.0V$  and RANGE = 1 in the ACR, the differential  $V_{REF}$  must not exceed 5V.

For  $AV_{DD} = 3.0V$  and RANGE = 0 in the ACR, the differential  $V_{REF}$  must not exceed 1.25V.

For  $AV_{DD} = 3.0V$  and RANGE = 1 in the ACR, the differential  $V_{REF}$  must not exceed 2.5V.



DATA OUTPUT RATE	–3dB BANDWIDTH	50Hz	60Hz	100Hz	120Hz
15Hz	14.6Hz	-95dB	-93dB	-107dB	-109dB
7.5Hz	3.44Hz	-109dB	-99dB	-109dB	-108dB
3.75	1.65Hz	-108dB	–111dB	-112dB	-109dB

FIGURE 2. Filter Frequency Responses.



#### **CLOCK GENERATOR**

The clock source for the ADS1240 and ADS1241 can be provided from a crystal, ceramic resonator, oscillator, or external clock. When the clock source is a crystal or ceramic resonator, external capacitors must be provided to ensure startup and stable clock frequency. This is shown in Figure 3 and Table II.



FIGURE 3. Crystal or Ceramic Resonator Connection.

CLOCK SOURCE	FREQUENCY	C <sub>1</sub>	C <sub>2</sub>	PART NUMBER
Crystal	2.4576	0-20pF	0-20pF	ECS, ECSD 2.45 - 32
Crystal	4.9152	0-20pF	0-20pF	ECS, ECSL 4.91
Crystal	4.9152	0-20pF	0-20pF	ECS, ECSD 4.91
Crystal	4.9152	0-20pF	0-20pF	CTS, MP 042 4M9182

TABLE II. Typical Clock Sources.

## DATA I/O INTERFACE

The ADS1240 has four pins and the ADS1241 has eight pins that serve a dual purpose as both analog inputs and data I/O. These pins are powered from  $AV_{DD}$  and are configured through the IOCON, DIR, and DIO registers. These pins can be individually configured as either analog inputs or data I/O.

The IOCON register defines the pin as either an analog input or data I/O. The default power-up state is an analog input. If the pin is configured as an analog input in the IOCON register, the DIR and DIO registers have no effect on the state of the pin.

If the pin is configured as data I/O in the IOCON register, then DIR and DIO are used to control the state of the pin. The DIR register controls the direction of the data pin, either as an input or output. If the pin is configured as an input in the DIR register, then the corresponding DIO register bit reflects the state of the pin. If the pin is configured as an output in the DIR register, then the corresponding DIO register bit reflects the state of the pin. If the pin is configured as an output in the DIR register, then the corresponding DIO register bit value determines the state of the output pin  $(0 = AGND, 1 = AV_{DD})$ .

It is still possible to perform A/D conversions on a pin configured as data I/O. This may be useful as a test mode, where the data I/O pin is driven and an A/D conversion is done on the pin.



FIGURE 4. Analog/Data Interface Pin.

#### SERIAL INTERFACE

The serial interface is a standard four-wire SPI compatible  $(D_{IN}, D_{OUT}, SCLK, and \overline{CS})$ . The ADS1240 and ADS1241 also offer the flexibility to select the polarity of the serial clock through the POL pin. The serial interface can be clocked up to  $f_{OSC}/4$ . If  $\overline{CS}$  goes HIGH the serial interface is reset, when  $\overline{CS}$  goes LOW, a new command is expected. Serial communications can occur independent of  $\overline{DRDY}$ .  $\overline{DRDY}$  only indicates the validity of data in the data output register.

## **DSYNC** OPERATION

 $\overline{\text{DSYNC}}$  is used to provide precise synchronization of the A/D conversion with an external event. Synchronization can be achieved either through the  $\overline{\text{DSYNC}}$  pin or the  $\overline{\text{DSYNC}}$  command. When the  $\overline{\text{DSYNC}}$  pin is used, the filter counter is reset on the falling edge of  $\overline{\text{DSYNC}}$ . The modulator is held in reset until  $\overline{\text{DSYNC}}$  is taken HIGH. Synchronization occurs on the next rising edge of the system clock after  $\overline{\text{DSYNC}}$  is taken HIGH.

When the  $\overline{\text{DSYNC}}$  command is sent, the filter counter is reset on the edge of the last SCLK on the  $\overline{\text{DSYNC}}$  command. The modulator is held in  $\overline{\text{RESET}}$  until the next edge of SCLK is detected. Synchronization occurs on the next rising edge of the system clock after the first SCLK after the  $\overline{\text{DSYNC}}$  command.

### POWER-UP—SUPPLY VOLTAGE RAMP RATE

The power-on reset circuitry was designed to accommodate digital supply ramp rates as slow as 1V/10ms. To ensure proper operation, the power supply should ramp monotonically.

### MEMORY

Sixteen registers directly control the various functions of the ADS1240 and ADS1241 can be directly read or written to. Collectively, the registers contain all the information needed to configure the part, such as data format, MUX settings, cal settings, data rate, etc.

### RESET

There are three methods of reset. The **RESET** pin, SCLK pattern, and the **RESET** command. They all perform the same function.



#### ADS1240 AND ADS1241 REGISTER BANKS

The operation of the device is set up through individual registers. Collectively, the registers contain all the information needed to configure the part, such as data format, mux settings, cal settings, data rate, etc. The set of the 16 registers are shown in Table III.

ADDRESS	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00 <sub>H</sub>	SETUP	ID	ID	ID	ID	BOCS	PGA2	PGA1	PGA0
01 <sub>H</sub>	MUX	PSEL3	PSEL2	PSEL1	PSEL0	NSEL3	NSEL2	NSEL1	NSEL0
02 <sub>H</sub>	ACR	DRDY	U/B	SPEED	BUFEN	BIT ORDER	RANGE	DR1	DR0
03 <sub>H</sub>	ODAC	SIGN	OSET6	OSET5	OSET4	OSET3	OSET2	OSET1	OSET0
04 <sub>H</sub>	DIO	DIO_7	DIO_6	DIO_5	DIO_4	DIO_3	DIO_2	DIO_1	DIO_0
05 <sub>H</sub>	DIR	DIR_7	DIR_6	DIR_5	DIR_4	DIR_3	DIR_2	DIR_1	DIR_0
06 <sub>H</sub>	IOCON	107	IO6	IO5	IO4	IO3	IO2	IO1	IO0
07 <sub>H</sub>	OCR0	OCR07	OCR06	OCR05	OCR04	OCR03	OCR02	OCR01	OCR00
08 <sub>H</sub>	OCR1	OCR15	OCR14	OCR13	OCR12	OCR11	OCR10	OCR09	OCR08
09 <sub>H</sub>	OCR2	OCR23	OCR22	OCR21	OCR20	OCR19	OCR18	OCR17	OCR16
0A <sub>H</sub>	FSR0	FSR07	FSR06	FSR05	FSR04	FSR03	FSR02	FSR01	FSR00
0B <sub>H</sub>	FSR1	FSR15	FSR14	FSR13	FSR12	FSR11	FSR10	FSR09	FSR08
0C <sub>H</sub>	FSR2	FSR23	FSR22	FSR21	FSR20	FSR19	FSR18	FSR17	FSR16
0D <sub>H</sub>	DOR2	DOR23	DOR22	DOR21	DOR20	DOR19	DOR18	DOR17	DOR16
0E <sub>H</sub>	DOR1	DOR15	DOR14	DOR13	DOR12	DOR11	DOR10	DOR09	DOR08
0F <sub>H</sub>	DOR0	DOR07	DOR16	FSR21	DOR04	DOR03	DOR02	DOR01	DOR00

TABLE III. Registers.

#### DETAILED REGISTER DEFINITIONS

**SETUP** (Address 00<sub>H</sub>) Setup Register Reset Value = iiii0000

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
ID	ID	ID	ID	BOCS	PGA2	PGA1	PGA0

- bit 7-4 Factory Programmed Bits
- bit 3 BOCS: Burnout Current Source 0 = Disabled (default) 1 = Enabled
- bit 2-0 PGA2: PGA1: PGA0: Programmable Gain Amplifier Gain Selection
  - 000 = 1 (default)
  - 001 = 2
  - 010 = 4
  - 011 = 8
  - 100 = 16101 = 32
  - 101 = 3
  - 110 = 64111 = 128

#### **MUX** (Address $01_{\rm H}$ ) Multiplexer Control Register Reset Value = $01_{\rm H}$

_	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	PSEL3	PSEL2	PSEL1	PSEL0	NSEL3	NSEL2	NSEL1	NSEL0

- bit 7-4 PSEL3: PSEL2: PSEL1: PSEL0: Positive Channel Select
  - $0000 = A_{IN}0$  (default)
  - $0001 = A_{IN}1$
  - $0010 = A_{IN}2$
  - $0011 = A_{IN}3$
  - $0100 = A_{IN}4$
  - $0101 = A_{IN}5$
  - $0110 = A_{IN}6$
  - $0111 = A_{IN}7$
  - 1xxx = AINCOM (except when all bits are 1's)
  - 1111 = Reserved

bit 3-0 NSEL3: NSEL2: NSEL1: NSEL0: Negative Chan-

- nel Select
- $0000 = A_{IN}0$
- $0001 = A_{IN}1$  (default)
- $0010 = A_{\rm IN}2$
- $0011 = A_{IN}3$
- $0100 = A_{IN}4$
- $0101 = A_{\rm IN}5$
- $0110 = A_{IN}6$

$$0111 = A_{IN}7$$

- 1xxx = AINCOM (except when all bits are 1's)
- 1111 = Reserved



**ACR** (Address  $02_{\rm H}$ ) Analog Control Register Reset Value =  $00_{\rm H}$ 

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DRDY	U/B	SPEED	BUFEN	BIT ORDER	RANGE	DR1	DR0

DRDY: Data Ready (Read Only) This bit duplicates the state of the  $\overline{\text{DRDY}}$  signal.

bit 6  $U/\overline{B}$ : Data Format 0 = Bipolar (default)

bit 7

1 = Unipolar

ANALOG INPUT	DIGITAL OUTPUT
+FSR	0x7FFFFF
Zero	0x000000
-FSR	0x800000
+FSR	0xFFFFFF
Zero	0x000000
–FSR	0x000000
	+FSR Zero -FSR +FSR Zero

bit 5 SPEED: Modulator Clock Speed  $0 = f_{MOD} = f_{OSC}/128$  (default)  $1 = f_{MOD} = f_{OSC}/256$ 

- bit 4 BUFFER: Buffer Enable
  - 0 = Buffer Disabled (default)
  - 1 = Buffer Enabled

bit 3 BIT ORDER: Set Order Bits are Transmitted

0 = Most Significant Bit Transmitted First (default)

1 = Least Significant Bit Transmitted First

Data is always shifted into the part most significant bit first. Data is always shifted out of the part most significant byte first. This configuration bit only controls the bit order within the byte of data that is shifted out.

#### bit 2 RANGE: Range Select

0 = Full-Scale Output Range Equal to  $\pm V_{REF}$  (default).

1 = Full-Scale Output Range Equal to  $\pm 1/2 V_{REF}$ 

NOTE: This allows reference voltages as high as  $AV_{DD}$ , but even with a 5V reference voltage the calibration must be performed with this bit set to 0.

bit 1-0 DR1: DR0: Data Rate ( $f_{OSC} = 2.4576MHz$ , SPEED = 0) 00 = 15Hz (default)

- 01 = 7.5Hz
- 10 = 3.75 Hz

11 = Reserved

#### **ODAC** (Address $03_{\rm H}$ ) Offset DAC Reset Value = $00_{\rm H}$

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
SIGN	OSET6	OSET5	OSET4	OSET3	OSET2	OSET1	OSET0

bit 7 Offset Sign 0 = Positive

1 = Negative

Offset = 
$$\frac{V_{REF}}{2 \bullet PGA} \bullet \left(\frac{Code}{127}\right)$$
 RANGE = 0  
Offset =  $\frac{V_{REF}}{4 \bullet PGA} \bullet \left(\frac{Code}{127}\right)$  RANGE = 1

NOTE: The offset must be used after calibration or the calibration will nullify the effects.

#### DIO (Address 04<sub>H</sub>) Data I/O

Reset Value =  $00_{\rm H}$ 

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DIO 7	DIO 6	DIO 5	DIO 4	DIO 3	DIO 2	DIO 1	DIO 0

If the IOCON register is configured for data, a value written to this register will appear on the data I/O pins if the pin is configured as an output in the DIR register. Reading this register will return the value of the data I/O pins.

#### **DIR** (Address $05_{\rm H}$ ) Direction Control for Data I/O Reset Value = FF<sub>H</sub>

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0	

Each bit controls whether the data I/O pin is an output (= 0) or input (= 1). The default power-up state is as inputs.

#### **IOCON** (Address $06_{\rm H}$ ) I/O Configuration Register Reset Value = $00_{\rm H}$

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
107	106	IO5	IO4	103	102	IO1	IO0

bit 7-0 IO7: IO0: Data I/O Configuration

0 = Analog (default)

1 = Data

Configuring the pin as a data I/O pin allows it to be controlled through the DIO and DIR registers.

OCR0 (Address  $07_{\rm H}$ ) Offset Calibration Coefficient (Least Significant Byte)

Reset Value =  $00_{\rm H}$ 

_	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	OCR07	OCR06	OCR05	OCR04	OCR03	OCR02	OCR01	OCR00



# **OCR1** (Address 08<sub>H</sub>) Offset Calibration Coefficient (Middle Byte)

Reset Value =  $00_{\rm H}$ 

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
OCR15	OCR14	OCR13	OCR12	OCR11	OCR10	OCR09	OCR08

**OCR2** (Address 09<sub>H</sub>) Offset Calibration Coefficient (Most Significant Byte)

Reset Value =  $00_{\rm H}$ 

b	t 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
00	R23	OCR22	OCR21	OCR20	OCR19	OCR18	OCR17	OCR16

**FSR0** (Address 0A<sub>H</sub>) Full-Scale Register (Least Significant Byte)

Reset Value =  $59_{\rm H}$ 

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
FSR07	FSR06	FSR05	FSR04	FSR03	FSR02	FSR01	FSR00

# **FSR1** (Address 0B<sub>H</sub>) Full-Scale Register (Middle Byte)

Reset Value =  $55_{\rm H}$ 

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
FSR15	FSR14	FSR13	FSR12	FSR11	FSR10	FSR09	FSR08

#### **FSR2** (Address $0C_H$ ) Full-Scale Register (Most Significant Byte) Reset Value = $55_H$

_	bit 7	bit 6		bit 4	bit 3	bit 2	bit 1	bit 0
ſ	FSR23	FSR22	FSR21	FSR20	FSR19	FSR18	FSR17	FSR16

**DOR2** (Address  $0D_H$ ) Data Output Register (Most Significant Byte) (Read Only) Reset Value =  $00_H$ 

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DOR23	DOR22	DOR21	DOR20	DOR19	DOR18	DOR17	DOR16

**DOR1** (Address  $0E_H$ ) Data Output Register (Middle Byte) (Read Only) Reset Value =  $00_H$ 

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
DOR15	DOR14	DOR13	DOR12	DOR11	DOR10	DOR09	DOR08

**DOR0** (Address 0F<sub>H</sub>) Data Output Register (Least Significant Byte) (Read Only)

Reset Value =  $00_{\rm H}$ 

bit 7	bit 6		bit 4		bit 2	bit 1	bit 0
DOR07	DOR06	DOR05	DOR04	DOR03	DOR02	DOR01	DOR00

## ADS1240 AND ADS1241 CONTROL

#### **COMMAND DEFINITIONS**

The commands listed in Table IV control the operations of the ADS1240 and ADS1241. Some of the commands are stand-alone commands (e.g., RESET) while others require additional bytes (e.g., WREG requires count, and the data bytes). Operands:

n = count (0 to 127)

r = register (0 to 15)

x = don't care

COMMANDS	DESCRIPTION	OP CODE	2 <sup>nd</sup> COMMAND BYTE
RDATA	Read Data	0000 0001 (01 <sub>H</sub> )	_
RDATAC	Read Data Continuously	0000 0011 (03 <sub>H</sub> )	_
STOPC	Stop Read Data Continuously	0000 1111 (0F <sub>H</sub> )	_
RREG	Read from REG "rrrr"	0001 rrrr (1x <sub>H</sub> )	xxxx_nnnn (# of regs-1)
WREG	Write to REG "rrrr"	0101 rrrr (5x <sub>H</sub> )	xxxx_nnnn (# of regs-1)
SELFCAL	Self Cal Offset and Gain	1111 0000 (F0 <sub>H</sub> )	_
SELFOCAL	Self Cal Offset	1111 0001 (F1 <sub>H</sub> )	_
SELFGCAL	Self Cal Gain	1111 0010 (F2 <sub>H</sub> )	_
SYSOCAL	Sys Cal Offset	1111 0011 (F3 <sub>H</sub> )	_
SYSGCAL	Sys Cal Gain	1111 0100 (F4 <sub>H</sub> )	_
DSYNC	Sync DRDY	1111 1100 (FC <sub>H</sub> )	_
SLEEP	Put in SLEEP Mode	1111 1101 (FD <sub>H</sub> )	_
RESET	Reset to Power-Up Values	1111 1110 (FE <sub>H</sub> )	_

TABLE IV. Command Summary.



## **RDATA-Read Data**

**Description:** Read a single data value from the Data Output Register (DOR) that is the most recent conversion result. This is a 24-bit value.

Operands:NoneBytes:1Encoding:0000 0001Data Transfer Sequence:



NOTE: (1) For wait time, refer to timing specification.

## **RDATAC-Read Data Continuous**

**Description:** Read Data Continuous mode enables the continuous output of new data on each  $\overline{\text{DRDY}}$ . This command eliminates the need to send the Read Data Command on each  $\overline{\text{DRDY}}$ . This mode may be terminated by either the STOP Read Continuous command or the RESET command.

Operands: None

Bytes:

**Encoding:** 0000 0011

1

#### **Data Transfer Sequence:**

Command terminated when "uuuu uuuu" equals STOPC or RESET.



NOTE: (1) For wait time, refer to timing specification.

## **STOPC–Stop Continuous**

Description: Ends the continuous data output mode.Operands:NoneBytes:1Encoding:0000 1111

#### **Data Transfer Sequence:**



## **RREG-Read from Registers**

**Description:** Output the data from up to 16 registers starting with the register address specified as part of the instruction. The number of registers read will be one plus the second byte. If the count exceeds the remaining registers, the addresses will wrap back to the beginning.

<b>Operands:</b>	r, n
Bytes:	2
Encoding:	0001 rrrr xxxx nnnn

#### **Data Transfer Sequence:**

Read Two Registers Starting from Register 01<sub>H</sub> (MUX)



NOTE: (1) For wait time, refer to timing specification.

## WREG-Write to Register

**Description:** Write to the registers starting with the register specified as part of the instruction. The number of registers that will be written is one plus the value of the second byte.

**Operands:** r, n

Bytes: 2

Encoding: 0101 rrrr xxxx nnnn

#### **Data Transfer Sequence:**

Write Two Registers Starting from 04<sub>H</sub> (DIO)



## SELFCAL–Offset and Gain Self Calibration

**Description:** Starts the process of self calibration. The Offset Control Register (OCR) and the Full-Scale Register (FSR) are updated with new values after this operation.

Operands: None Bytes: 1 Encoding: 1111 0000 Data Transfer Sequence:





### **SELFOCAL–Offset Self Calibration**

**Description:** Starts the process of self-calibration for offset. The Offset Control Register (OCR) is updated after this operation.

Operands:NoneBytes:1Encoding:1111 0001Data Transfer Sequence:



#### **SELFGCAL–Gain Self Calibration**

**Description:** Starts the process of self-calibration for gain. The Full-Scale Register (FSR) is updated with new values after this operation.

<b>Operands:</b>	None
Bytes:	1
Encoding:	1111 0010
Data Transfe	er Sequence:



### SYSOCAL-System Offset Calibration

**Description:** Starts the system offset calibration process. For a system offset calibration, the input should be set to 0V, and the ADS1240 and ADS1241 compute the OCR register value that will compensate for offset errors. The Offset Control Register (OCR) is updated after this operation.

Operands:NoneBytes:1Encoding:1111 0011Data Transfer Sequence:



## SYSGCAL–System Gain Calibration

**Description:** Starts the system gain calibration process. For a system gain calibration, the input should be set to the reference voltage and the ADS1240 and ADS1241 computes the FSR register value that will compensate for gain errors. The FSR is updated after this operation.

Operands: None Bytes: 1 Encoding: 1111 0100 Data Transfer Sequence:



## DSYNC-Sync DRDY

**Description:** Synchronizes the ADS1240 and ADS1241 to an external event.

Operands:NoneBytes:1Encoding:1111 1100Data Transfer Sequence:



## **SLEEP–Sleep Mode**

**Description:** Puts the ADS1240 and ADS1241 into a low power sleep mode. To exit sleep mode strobe SCLK.

Operands:NoneBytes:1Encoding:1111 1101Data Transfer Sequence:



## **RESET-Reset to Powerup Values**

**Description:** Restore the registers to their power-up values. This command will also stop the Read Continuous mode.

Operands:NoneBytes:1Encoding:1111 1110Data Transfer Sequence:





	LSB															
MSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	х	rdata	x	rdatac	х	х	x	х	х	х	x	х	х	х	х	stopc
0001	rreg 0	rreg 1	rreg 2	rreg 3	rreg 4	rreg 5	rreg 6	rreg 7	rreg 8	rreg 9	rreg A	rreg B	rreg C	rreg D	rreg E	rreg F
0010	х	х	х	х	х	х	х	x	х	х	х	х	х	х	х	х
0011	х	х	х	x	х	х	х	x	х	x	х	x	х	x	х	х
0100	х	х	х	x	х	х	х	x	х	x	х	x	х	x	х	х
0101	wreg 0	wreg 1	wreg 2	wreg 3	wreg 4	wreg 5	wreg 6	wreg 7	wreg 8	wreg 9	wreg A	wreg B	wreg C	wreg D	wreg E	wreg F
0110	х	х	х	х	х	х	х	x	х	х	х	х	х	x	х	х
0111	х	х	х	x	х	х	х	x	х	х	х	x	х	x	х	х
1000	х	х	х	х	х	х	х	x	х	х	х	x	х	х	х	х
1001	х	х	х	х	х	х	х	x	х	x	х	x	х	х	х	х
1010	х	х	х	x	х	х	х	x	х	х	х	х	х	х	х	х
1011	х	х	х	х	х	х	х	x	х	х	х	х	х	х	х	х
1100	х	х	х	х	х	х	х	x	х	х	х	х	х	х	х	х
1101	х	х	х	х	х	х	х	x	х	х	х	х	х	х		
1110	х	х	х	х	х	х	x	х	х	х	x	х	х	х	х	х
1111	self cal	self ocal	self gcal	sys ocal	sys gcal	х	х	x	х	х	х	х	dsync	sleep	reset	х

x = Reserved

TABLE V. Command Map.

#### SERIAL PERIPHERAL INTERFACE

The Serial Peripheral Interface (SPI), allows a controller to communicate synchronously with the ADS1240 and ADS1241. The ADS1240 and ADS1241 operate in slave-only mode.

#### **SPI Transfer Formats**

During an SPI transfer, data is simultaneously transmitted and received. The SCLK signal synchronizes shifting and sampling of the information on the two serial data lines:  $D_{IN}$ and  $D_{OUT}$ . The  $\overline{CS}$  signal allows individual selection of the ADS1240 or ADS1241 device; an ADS1240 or ADS1241 with  $\overline{CS}$  HIGH is not active on the bus.

#### **Clock Phase and Polarity Controls (POL)**

The clock polarity is specified by the POL pin, that selects an active HIGH or active LOW clock, and has no effect on the transfer format.

#### Serial Clock (SCLK)

SCLK, a Schmitt trigger input to the ADS1240 or ADS1241, is generated by the master device and synchronizes data transfer on the  $D_{IN}$  and  $D_{OUT}$  lines. When transferring data to or from the ADS1240 or ADS1241, burst mode may be used i.e., multiple bits of data may be transferred back-to-back with no delay in SCLKs or toggling of  $\overline{CS}$ .

#### Chip Select (CS)

The chip select  $(\overline{CS})$  input of the ADS1240 or ADS1241 must be externally asserted before a master device can exchange data with the ADS1240 or ADS1241.  $\overline{CS}$  must be LOW before data transactions and must stay LOW for the duration of the transaction.

#### DIGITAL INTERFACE

The ADS1240 and ADS1241's programmable functions are controlled using a set of on-chip registers, as outlined previously. Data is written to these registers via the part's serial interface and read access to the on-chip registers is also provided by this interface.

The ADS1240 and ADS1241's serial interface consists of four signals:  $\overline{CS}$ , SCLK,  $D_{IN}$ , and  $D_{OUT}$ . The  $D_{IN}$  line is used for transferring data into the on-chip registers while the  $D_{OUT}$  line is used for accessing data from the on-chip registers. SCLK is the serial clock input for the device and all data transfers (either on  $D_{IN}$  or  $D_{OUT}$ ) take place with respect to this SCLK signal.

The  $\overline{\text{DRDY}}$  line is used as a status signal to indicate when data is ready to be read from the ADS1240 and ADS1241's data register.  $\overline{\text{DRDY}}$  goes LOW when a new data word is available in the DOR register. It is reset HIGH when a read operation from the data register is complete. It also goes HIGH prior to the updating of the output register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated.

 $\overline{\text{CS}}$  is used to select the device. It can be used to decode the ADS1240 and ADS1241 in systems where a number of parts are connected to the serial bus.



The timing specifications show the timing diagram for interfacing to the ADS1240 or ADS1241 with  $\overline{CS}$  used to decode the part.

The ADS1240 or ADS1241 serial interface can operate in three-wire mode by tying the  $\overline{CS}$  input LOW. In this case, the SCLK,  $D_{IN}$ , and  $D_{OUT}$  lines are used to communicate with the ADS1240 and ADS1241, the status of  $\overline{DRDY}$  can be obtained by interrogating bit 7 of the ACR register (address  $2_{H}$ ). This scheme is suitable for interfacing to microcontrollers. If  $\overline{CS}$  is required as a decoding signal, it can be generated from a port bit.

## **DEFINITION OF TERMS**

An attempt has been made to be consistent with the terminology used in this data sheet. In that regard, the definition of each term is given as follows:

**Analog Input Voltage**—the voltage at any one analog input relative to AGND.

Analog Input Differential Voltage—given by the following equation: (IN+) - (IN-). Thus, a positive digital output is produced whenever the analog input differential voltage is positive, while a negative digital output is produced whenever the differential is negative.

For example, when the converter is configured with a 2.5V reference and placed in a gain setting of 1, the positive full-scale output is produced when the analog input differential is 2.5V. The negative full-scale output is produced when the differential is -2.5V. In each case, the actual input voltages must remain within the AGND to  $AV_{DD}$  range.

**Conversion Cycle**—the term "conversion cycle" usually refers to a discrete A/D conversion operation, such as that performed by a successive approximation converter. As used here, a conversion cycle refers to the  $t_{DATA}$  time period.

**Data Rate**—The rate at which conversions are completed. See definition for  $f_{DATA}$ .

$$f_{DATA} = \frac{f_{OSC}}{128 \cdot 2^{SPEED} \cdot 1280 \cdot 2^{DR}}$$
$$SPEED = 0, 1$$
$$DR = 0, 1, 2$$

**Effective Resolution**—the effective resolution of the ADS1240 and ADS1241 in a particular configuration can be expressed in two different units: bits rms (referenced to output) and Vrms (referenced to input). Computed directly from the converter's output data, each is a statistical calculation. The conversion from one to the other is shown below.

"Effective number of bits" (ENOB) or "effective resolution" is commonly used to define the usable resolution of the A/D converter. It is calculated from empirical data taken directly from the device. It is typically determined by applying a fixed known signal source to the analog input and computing the standard deviation of the data sample set. The rms noise defines the  $\pm \sigma$  interval about the sample mean

(which implies that 95% of the data values fall within this range) and the peak-to-peak noise defines the  $\pm 3\sigma$  interval about the sample mean (which implies that 99.6% of the data values fall within this range).

The data from the A/D converter is output as codes, which then can be easily converted to other units, such as ppm or volts. The equations and table below show the relationship between bits or codes, ppm, and volts.

$$\text{ENOB} = \frac{-20\log\left(\text{ppm}\right)}{6.02}$$

ENOB	VOLTS/BIT	VOLTS/BIT	
BITS rms	BIPOLAR Vrms	UNIPOLAR Vrms	
	RANGE = 0	RANGE = 0	
	$\frac{\left(\frac{2 \bullet V_{REF}}{PGA}\right)}{10^{\left(\frac{6.02 \bullet ER}{20}\right)}}$	$\frac{\left(\frac{\mathbf{V}_{REF}}{PGA}\right)}{10^{\left(\frac{602\cdotER}{20}\right)}}$	
24	298nV	149nV	
22	1.19µV	597nV	
20	4.77μV	2.39µV	
18	19.1µV	9.55μV	
16	76.4µV	38.2µV	
14	505µV	152.7μV	

 $f_{OSC}$ —the frequency of the crystal oscillator or CMOS compatible input signal at the X<sub>IN</sub> input of the ADS1240 and ADS1241.

 $f_{MOD}$ —the frequency or speed at which the modulator of the ADS1240 and ADS1241 is running. This depends on the SPEED bit as given by the following equation:

256	
	256

$$f_{MOD} = \frac{f_{OSC}}{mfactor} = \frac{f_{OSC}}{128 \cdot 2^{SPEED}}$$

 $f_{SAMP}$ —the frequency, or switching speed, of the input sampling capacitor. The value is given by one of the following equations:

 $\mathbf{f}_{DATA}$ —the frequency of the digital output data produced by

PGA SETTING	SAMPLING FREQUENCY
1, 2, 4, 8	$f_{SAMP} = \frac{f_{OSC}}{mfactor}$
16	$f_{SAMP} = \frac{f_{OSC} \bullet 2}{mfactor}$
32	$f_{SAMP} = \frac{f_{OSC} \bullet 4}{mfactor}$
64, 128	$f_{SAMP} = \frac{f_{OSC} \bullet 8}{mfactor}$



the ADS1240 and ADS1241,  $\rm f_{DATA}$  is also referred to as the Data Rate.

**Full-Scale Range (FSR)**—as with most A/D converters, the full-scale range of the ADS1240 and ADS1241 is defined as the "input", that produces the positive full-scale digital output minus the "input", that produces the negative full-scale digital output.

For example, when the converter is configured with a 2.5V reference and is placed in a gain setting of 2, the full-scale range is: [1.25V (positive full-scale) minus -1.25V (negative full-scale)] = 2.5V.

Least Significant Bit (LSB) Weight—this is the theoretical amount of voltage that the differential voltage at the analog input would have to change in order to observe a change in the output data of one least significant bit. It is computed as follows:

LSB Weight = 
$$\frac{\text{Full-Scale Range}}{2^{N}}$$

where N is the number of bits in the digital output.

 $t_{DATA}$  —the inverse of  ${\rm f}_{\rm DATA},$  or the period between each data output.

	5V SUPPLY ANALOG INPUT <sup>(1)</sup>			GENERAL EQUATIONS			
GAIN SETTING	FULL-SCALE RANGE	DIFFERENTIAL INPUT VOLTAGES <sup>(2)</sup>	PGA OFFSET RANGE	FULL-SCALE RANGE	DIFFERENTIAL INPUT VOLTAGES <sup>(2)</sup>	PGA SHIFT RANGE	
1	5V	±2.5V	±1.25V	2 • V <sub>REF</sub>	±V <sub>REF</sub>	±V <sub>REF</sub>	
2	2.5V	±1.25V	±0.625V	PGA	PGA	2 • PGA	
4	1.25V	±0.625V	±312.5mV				
8	0.625V	±312.5mV	±156.25mV	RANGE = 0			
16	312.5mV	±156.25mV	±78.125mV	V <sub>REF</sub>	±V <sub>REF</sub>	±V <sub>REF</sub>	
32	156.25mV	±78.125mV	±39.0625mV	PGA		$4 \bullet PGA$	
64	78.125mV	±39.0625mV	±19.531mV			1 ST GA	
128	39.0625mV	±19.531mV	±9.766mV		RANGE = 1		
NOTES: (1) With a 2.5V reference. (2) Refer to electrical specification for analog input voltage range.							

TABLE VI. Full-Scale Range versus PGA Setting.

## **TOPIC INDEX**

## TOPIC

## PAGE

ABSOLUTE MAXIMUM RATINGS	2
ELECTRICAL CHARACTERISTICS (V <sub>DD</sub> = 5V)	3
ELECTRICAL CHARACTERISTICS (V <sub>DD</sub> = 3V)	4
PIN CONFIGURATION	5
TIMING CHARACTERISTICS	6
TYPICAL CHARACTERISTICS	7
OVERVIEW	10
ADS1240 AND ADS1241 REGISTER BANKS	
DETAILED REGISTER DEFINITIONS	13
COMMAND DEFINITIONS	15
COMMAND MAP	
SERIAL PERIPHERAL INTERFACE	
DIGITAL INTERFACE	
DEFINITION OF TERMS	19



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated