

# PRELIMINARY DATASHEET

### **CGY2130UH**

### 500mW 37-41 GHz Power Amplifier

#### DESCRIPTION

The CGY2130UH is a GaAs PHEMT Power Amplifier with output power of 27dBm (500mW) and more than 22dB of gain over the frequency range 37 to 41 GHz.

The 1dB Compression point is 26 dBm with excellent linearity delivering an OIP3 of 34.5 dBm. DC power supply is typically 4.5V and PAE is above 15%

The CGY2130UH is manufactured using the D01PH GaAs PHEMT power process from OMMIC. This process has a 130nm gate length with a Ft of 110GHz and a Fmax of 180GHz.

The D01PH process used to manufacture the MMIC has been evaluated by ESA and is in the EPPL (European Preferred Part List). This very reliable process is suitable to manufacture power amplifiers dedicated to flight models in aerospace applications as well as high performance power amplifiers for terrestrial applications.

#### **APPLICATIONS**

- High performance GaAs Power Amplifier
- Earth-to-space or point-to-point radiolinks
- Backhaul networks
- Telecommunications
- RF Driver for High Power Amplifiers

#### **FEATURES**

- Usable frequency range from 37 to 41 GHz
- Psat > 500mW (27dBm)
- ▶ P1dB ~ + 26dBm
- ► Gain ~ + 22dB
- > 50 Ohm input and output matched
- Delivered as 100 % on-wafer RF tested dies
- Samples and Evaluation Boards available
- ▶ Die size is 3.07 x 1.86 mm

The MMIC is available in the die form, OMMIC can deliver packaged version of the component.




Figure 1: CGY2130 Power Amplifier block diagram



2/10

#### **MAXIMUM VALUES**

T<sub>amb</sub> = + 25 °C, at Die backside, backside grounded; unless otherwise specified.

Symbol	Parameter	Conditions	MIN.	MAX.	UNIT
$V_{G1}$ , $V_{G2}$ , $V_{G3}$	Gate voltage		- 2.5	0	V
$V_{D1}, V_{D2}, V_{D3}$	Drain voltage		0	+ 6	V
$I_{D1}$				200	
$I_{D2}$	Drain current			350	mA
$I_{D3}$				500	
$I_{G1}, I_{G2}, I_{G3}$	Gate current		- 1	+ 1	mA
P <sub>IN</sub>	Input power			+ 10	dBm
T <sub>amb</sub>	Ambient temperature		- 40	+ 85	° C
Tj	Junction temperature			+ 175	° C
T <sub>stg</sub>	Storage temperature		- 55	+ 85	° C

Operation of this device outside the parameter ranges given above may cause permanent damage.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Value	UNIT
R <sub>th (j-a)</sub>	Thermal resistance from junction to ambient (DC at T <sub>amb</sub> max)	TBD	° C/W

#### **ELECTRICAL CHARACTERISTICS**

 $T_{amb}$  = + 25 °C

Symbol	Parameter	Conditions	MIN.	TYP.	MAX.	UNIT
RF <sub>in</sub>	Input frequency		37		41	GHz
Performand	es on Reference Board at f in = 39 GHz					
V <sub>D1,2,3</sub>	Supply voltage			4.5		V
$I_{DD}$	Total Supply current @Psat	$V_{G1,2,3} = -0.3V$		820		mA
G	Gain	$V_{G1,2,3} = -0.3V$		22		dB
NF	Noise Figure			TBD		dB
P1dB	1dB compression point	V <sub>G1,2,3</sub> = - 0,3V		26		dBm
Psat	Saturated power	$V_{G1,2,3} = -0.3V$		27.2		dBm
PAE	Power Added Efficiency	$V_{G1,2,3} = -0.3V$ RFIN = + 10 dBm		17		%
OIP3	Output third order intercept point	I <sub>D3</sub> = 350 mA		+ 34.5		dBm
IMD3	2 Carriers 14 dB below P1dB			- 44		dBc
ISO <sub>rev</sub>	Reverse Isolation	RFout / RFin		- 43		dB
S <sub>11</sub>	Input reflection coefficient	50 Ohms		- 6		dB
S <sub>22</sub>	Output reflection coefficient	50 Ohms		- 12		dB
P <sub>OFF</sub>	Leakage when HPA off	RF <sub>IN</sub> = + 10 dBm V <sub>G1,G2,G3</sub> = - 2.5V		-32		dBm

<sup>(\*)</sup> Measurement reference planes are the INPUT and OUTPUT coaxial connectors.



Caution: This device is a high performance RF component and can be damaged by inappropriate handling. Standard ESD precautions should be followed. OMMIC document "OM-CI-MV/ 001/ PG" contains more information on the precautions to take.



3/10

On-Wafer measurements is the standard way of performing device testing but have inherently poor thermal conditions. Tests are performed under full biasing conditions and CW operation which combined with poor thermal conditions give a lower gain and P1dB compared to the MMIC's real performances with a good thermal heatsink.

#### S-PARAMETERS (SMITH CHARTS)

Conditions :  $V_{D1} = V_{D2} = V_{D3} = 4.5 \text{ V}$ ,  $V_{G1} = V_{G2} = V_{G3} = -0.3 \text{V}$ ,  $(I_{DQ1} = 100 \text{ mA}, I_{DQ2} = 220 \text{ mA}, I_{DQ3} = 310 \text{ mA})$ ,  $I_{amb} = +25 \, ^{\circ}\text{C}$  (On-Wafer measurements)




Figure 2: S11 parameter




Figure 3: S22 parameter

Limeil-Brévannes Cedex - France.

4/10




Figure 4: S21 and S12 parameters

#### S-PARAMETERS (TABLE)


Conditions :  $V_{D1} = V_{D2} = V_{D3} = 4.5 \text{ V}$ ,  $V_{G1} = V_{G2} = V_{G3} = -0.3 \text{V}$ ,  $(I_{DQ1} = 100 \text{ mA}, I_{DQ2} = 220 \text{ mA}, I_{DQ3} = 310 \text{ mA})$ ,  $I_{Amb} = +25 \, ^{\circ}\text{C}$  (On-Wafer measurements)

GHz	S11	S11 Phase	S21	S21 Phase	S12	S12 Phase	S22	S22 Phase
30.0	0.933	152.4	3.622	14.8	0.001	41.7	0.717	171.8
31.0	0.896	142.8	5.352	-17.5	0.001	94.3	0.717	167.6
32.0	0.809	129.3	7.320	-57.1	0.002	98.2	0.702	161.1
33.0	0.617	121.4	9.386	-101.4	0.005	84.8	0.678	154.9
34.0	0.550	119.8	9.920	-140.7	0.004	51.7	0.646	146.1
35.0	0.582	113.2	11.041	174.5	0.005	4.9	0.617	136.1
36.0	0.590	97.1	11.041	137.4	0.005	-13.7	0.581	120.9
37.0	0.548	75.7	13.788	93.9	0.002	-7.4	0.456	97.7
38.0	0.521	47.9	13.740	47.6	0.002	-71.7	0.323	70.4
39.0	0.461	19.6	13.916	5.4	0.002	-14.5	0.224	46.2
40.0	0.469	-1.9	14.605	-38.0	0.002	-60.9	0.243	17.0
41.0	0.516	-29.6	15.668	-89.0	0.002	80.6	0.350	-8.9
42.0	0.529	-57.7	15.293	-146.0	0.004	36.4	0.573	-37.1
43.0	0.458	-83.2	10.375	146.7	0.003	-15.7	0.690	-66.0
44.0	0.382	-98.6	6.339	99.8	0.004	-43.1	0.719	-85.4
45.0	0.335	-104.2	3.707	54.0	0.003	-57.1	0.711	-96.8
46.0	0.316	-112.1	2.354	20.8	0.003	-95.5	0.726	-105.1
47.0	0.312	-122.8	1.486	-16.1	0.002	-146.3	0.718	-111.1
48.0	0.282	-136.6	0.952	-40.8	0.002	143.1	0.728	-116.2
49.0	0.250	-155.8	0.584	-70.6	0.002	97.0	0.720	-119.3
50.0	0.214	-177	0.377	-97.2	0.002	90.7	0.709	-124.4
51.0	0.176	150.5	0.289	-125.9	0.003	76.3	0.756	-121.3
52.0	0.183	103.9	0.167	-124.4	0.005	57.1	0.773	-125.6
53.0	0.255	65.1	0.217	178.8	0.005	25.4	0.792	-129.7
54.0	0.343	37.7	0.145	151.8	0.006	32.2	0.766	-133.6
55.0	0.473	18.4	0.056	58.6	0.005	26.6	0.753	-133.7
56.0	0.574	0.6	0.031	-21.7	0.006	-11.2	0.763	-135.8
57.0	0.651	-14.9	0.031	100.3	0.005	-30.9	0.816	-138.4
58.0	0.742	-25.7	0.074	-31.6	0.004	-41.0	0.814	-141.1
59.0	0.795	-35	0.028	-126.3	0.005	-16.4	0.843	-145.3


5/10

#### 1DB COMPRESSION POINT, SATURATED POWER AND GAIN

Conditions :  $V_{D1} = V_{D2} = V_{D3} = 4.5 \text{ V}$ ,  $V_{G1} = V_{G2} = V_{G3} = -0.3 \text{V}$ ,  $(I_{DQ1} = 100 \text{ mA}, I_{DQ2} = 220 \text{ mA}, I_{DQ3} = 310 \text{ mA})$ ,  $I_{amb} = +25 \, ^{\circ}\text{C}$  (On-Wafer measurements)



Conditions :  $V_{D1} = V_{D2} = V_{D3} = 4.5 \text{ V}$ ,  $V_{G1} = V_{G2} = V_{G3} = -0.1 \text{V}$ ,  $(I_{DQ1} = 150 \text{ mA}, I_{DQ2} = 300 \text{ mA}, I_{DQ3} = 420 \text{ mA})$ ,  $I_{DQ3} = 4.5 \text{ V}$  (On-Wafer measurements)



6/10

#### **APPLICATION SCHEMATIC**




Figure 6: APPLICATION SCHEMATICS

Component NAME	Value	Туре	Comment
C1 to C6 C13 to C18	47p	Chip Capacitor	Chip capacitor PRESIDIO COMPONENTS P/N SA151BX470M2HX5#013B soldered close to the die, bonding as short as possible
R2,R4,R6 R8,R10,R12	39	SMD 0603 Resistor	YAGEO (PHYCOMP) RC0603FR-0739RL
R1,R3,R5 R7,R9,R11	100	SMD 0603 Resistor	YAGEO (PHYCOMP) RC0603FR-07100RL
C7 to C12 C19 to C24	100n	SMD 0603 Capacitor	MURATA GRM188R71H104KA93D




7/10

In order to save DC power consumption and improve PAE each gate can be individually driven at a different bias voltage. In this case, when using the targeted RF signal (modulated carrier), the distortion is monitored while adjusting Vg1, Vg2 and Vg3. The global strategy is to introduce all the distortion allowed by the targeted standard in the last stage of the amplifier by adjusting Vg3 while Vg2 and Vg1 are positioned in such a way that the lp2, lp1 are kept at the minimum value corresponding to a neglectable contribution to the global distortion.

In order to validate each stage of the amplifier, with respect to the DC, it is recommended to set VgN to -1.5V, then to set VgN to +1V checking that the current is not too high, after that, VgN can be set to +4.5V. When VgN is changed from -1.5 to -0.3V, the drain current IgN increases slowly in a controlled manner to reach the typical targeted value.

#### DIE LAYOUT AND PIN CONFIGURATION



It is highly recommended to place 47pF RF decoupling chip capacitors C1, C3, C5, C7, C9, C11 at each DC terminal with as short as possible bonding wires. Additionnally for power up, prior to applying the drain voltage, gates voltages should be set to -1.5 volt. On shut down, reverse order operation should be performed.

The gate voltage of each stage, starting from the output stage should be adjusted to obtain the desired drain quiescent current.



8/10

#### **PINOUT**

Symbol	Pad	Description
RFout	OUT	RF output
RFIN	IN	RF input
V <sub>D1</sub> H	VD1	First stage Drain (Higher Line-up)
V <sub>D2</sub> H	VD2	Second stage Drain (Higher Line-up)
Vрзн	VD3	Third stage Drain (Higher Line-up)
V <sub>G1</sub> H	VG1	First stage Gate (Higher Line-up)
V <sub>G2</sub> H	VG2	Second stage Gate (Higher Line-up)
Vgзн	VG3	Third stage Gate (Higher Line-up)
V <sub>D1</sub> L	VD1 (internally connected to VD1н)	First stage Drain (Lower Line-up)
V <sub>D2</sub> L	VD2 (internally connected to VD2H)	Second stage Drain (Lower Line-up)
V <sub>D3L</sub>	VD3 (internally connected to Vдзн)	Third stage Drain (Lower Line-up)
V <sub>G1L</sub>	VG1 (internally connected to V <sub>G1</sub> H)	First stage Gate (Lower Line-up)
VG2L	VG2 (internally connected to V <sub>G2H</sub> )	Second stage Gate (Lower Line-up)
VG3L	VG3 (internally connected to V <sub>G3</sub> H)	Third stage Gate (Lower Line-up)
GND	BACKSIDE	Ground

#### Note:


It is key in order to ensure good performance and stability that the backside of the die is suitably connected to the ground.

#### **PACKAGE**

Туре	Description	Terminals	Pitch (mm)	Die size (mm)
DIE	100% RF and DC on wafer tested	14	-	3.07 x 1.86 x 0.1

9/10

#### **BONDING PAD COORDINATES**



#### **SOLDERING**

During soldering process, to avoid permanent damages or to impact on the reliability, die temperature should never exceed 330°C.

Temperature in excess of 300°C should not be applied to the die longer than 1mn

Toxic fumes will be generated at temperatures higher than 400°C



10/10

#### **DEFINITIONS**

#### Limiting values definition

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Applications that are described herein for any of these products are for illustrative purposes only. OMMIC makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **DISCLAIMERS**

#### Life support applications

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. OMMIC's customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify OMMIC for any damages resulting from such application.

#### Right to make changes

OMMIC reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. OMMIC assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### ORDERING INFORMATION

Generic type	Package type	Version	Sort Type	Description
CGY2130	UH	C1		On-Wafer measured Die





Document History : Version 1.0, Last Update 26/07/2010 Version 1.1, Demo Board update 14/09/2011