

# ARM®-based 32-bit Cortex®-M4 MCU+FPU with 64 to 256 KB Flash, USBFS, 2 CAN, 12 timers, 13 communication interfaces

#### **Features**

#### ■ Core: ARM® 32-bit Cortex®-M4 CPU

- 200 MHz maximum frequency, with a memory protection unit (MPU), single-cycle multiplication and hardware division
- Floating point unit (FPU)
- DSP instructions

#### ■ Memories

- 64 to 256 KBytes of internal Flash memory
- sLib: configurable part of main Flash set as a library area with code executable but secured, non-readable
- SPIM interface: Extra interfacing up to 16 Mbytes of the external SPI Flash (as instruction/data memory)
- Up to 64 KBytes of SRAM

#### ■ Power control (PWC)

- 2.6 to 3.6 V supply
- Power on reset (POR), low voltage reset (LVR), and power voltage monitoring (PVM)
- Low power modes: Sleep, Deepsleep, and Standby modes
- V<sub>BAT</sub> supply for LEXT, RTC, and forty-two 32-bit battery powered registers (BPR)

#### ■ Clock and reset management (CRM)

- 4 to 25 MHz crystal (HEXT)
- 48 MHz internal factory-trimmed clock (HICK), accuracy 1 % at T<sub>A</sub> = 25 °C and 2.5 % at T<sub>A</sub> = -40 to +105 °C, with automatic clock calibration (ACC)
- 32 kHz crystal (LEXT)
- Low-speed internal clock (LICK)

#### Analog

- 2 x 12-bit 2 MSPS A/D converters, up to 16 input channels
- Temperature sensor (V<sub>TS</sub>), internal reference voltage (V<sub>INTRV</sub>)

#### ■ DMA: 14-channel DMA controller

#### ■ Up to 55 fast GPIOs

- All mappable on 16 external interrupts (EXINT)
- Almost all 5 V-tolerant

#### ■ Up to 12 timers (TMR)

- Up to 2 x 16-bit motor control PWM advanced timers with dead-time generator and emergency stop
- Up to 5 x 16-bit timers + 2 x 32-bit timers, each with 4 IC/OC/PWM or pulse counter

- and quadrature (incremental) encoder input
- 2 x watchdog timers (general WDT and windowed WWDT)
- SysTick timer: a 24-bit downcounter

#### ■ Up to 13 communication interfaces

- Up to 2 x I<sup>2</sup>C interfaces, support SMBus/PMBus
- Up to 5 x USARTs, support ISO7816 interface, LIN, IrDA capability, modem control
- Up to 2 x SPIs (36 Mbit/s), all with I<sup>2</sup>S interface multiplexed
- Up to 2 x CAN interfaces (2.0B Active)
- Up to 2 x OTG full speed interface
- USB 2.0 full speed interface supporting crystal-less
- SDIO interfaces

#### ■ CRC calculation unit

#### ■ 96-bit unique ID (UID)

#### ■ Debug mode

- Serial wire debug (SWD) and JTAG interfaces
- Operating temperatures: -40 to +105 °C

#### ■ Packages

- LQFP64 10 x 10 mm
- LQFP48 7 x 7 mm
- QFN48 6 x 6 mm
- QFN32 4 x 4 mm

Table 1. AT32F413 device summary

Internal Flash	Part number
256 KBytes	AT32F413RCT7, AT32F413CCT7, AT32F413CCU7, AT32F413KCU7-4
128 KBytes	AT32F413RBT7, AT32F413CBT7, AT32F413CBU7, AT32F413KBU7-4
64 KBytes	AT32F413C8T7



# Contents

1	Des	criptions	9
2	Fund	ctionality overview	11
	2.1	ARM® Cortex®-M4 with FPU	11
	2.2	Memory	12
		2.2.1 Internal Flash memory	12
		2.2.2 Memory protection unit (MPU)	12
		2.2.3 Embedded SRAM	12
	2.3	Interrupts	13
		2.3.1 Nested vectored interrupt controller (NVIC)	13
		2.3.2 External interrupts (EXINT)	13
	2.4	Power control (PWC)	13
		2.4.1 Power supply schemes	13
		2.4.2 Reset and power voltage monitoring (POR / LVR / PVM)	13
		2.4.3 Voltage regulator (LDO)	13
		2.4.4 Low-power modes	14
	2.5	Boot modes	14
	2.6	Clocks	15
	2.7	General-purpose inputs / outputs (GPIOs)	15
	2.8	Remap capability	15
	2.9	Direct Memory Access Controller (DMA)	16
	2.10	Timers (TMR)	16
		2.10.1 Advanced timers (TMR1 and TMR8)	16
		2.10.2 General-purpose timers (TMRx)	17
		2.10.3 SysTick timer	17
	2.11	Watchdog (WDT)	18
	2.12	Window watchdog (WWDT)	18
	2.13	Real-time clock (RTC) and battery powered registers (BPR)	18
	2.14	Communication interfaces	18
		2.14.1 Serial peripheral interface (SPI) / Inter-integrated sound interface (I <sup>2</sup> S)	
		2.14.2 Universal synchronous / asynchronous receiver transmitters (USART)	
		2.14.3 Inter-integrated-circuit interface (I <sup>2</sup> C)	

	2.14.4	Secure digital input / output interface (SDIO)	19
	2.14.5	Controller area network (CAN)	19
	2.14.6	Universal serial bus full-speed (USBFS)	20
2.15	Cyclic	redundancy check (CRC) calculation unit	20
2.16	Analog	g-to-digital converter (ADC)	20
	2.16.1	Temperature sensor (V <sub>TS</sub> )	20
	2.16.2	Internal reference voltage (V <sub>INTRV</sub> )	20
2.17	Serial	wire (SWD) / JTAG debug port	20
Pin f	unctio	nal definitions	21
Mem	ory ma	apping	28
Elec	trical c	characteristics	29
5.1	Param	eter conditions	29
	5.1.1	Minimum and maximum values	29
	5.1.2	Typical values	29
	5.1.3	Typical curves	29
	5.1.4	Power supply scheme	29
5.2	Absolu	ute maximum values	30
	5.2.1	Ratings	30
	5.2.2	Electrical sensitivity	31
5.3	Specif	ications	32
	5.3.1	General operating conditions	32
	5.3.2	Operating conditions at power-up / power-down	32
	5.3.3	Embedded reset and power control block characteristics	33
	5.3.4	Memory characteristics	34
	5.3.5	Supply current characteristics	34
	5.3.6	External clock source characteristics	42
	5.3.7	Internal clock source characteristics	46
	5.3.8	PLL characteristics	47
	5.3.9	Wakeup time from low-power mode	47
	5.3.10	EMC characteristics	47
	5.3.11	GPIO port characteristics	48
	5.3.12	NRST pin characteristics	50

		5.3.13 TMR timer characteristics	50
		5.3.14 SPI / SPIM / I <sup>2</sup> S characteristics	51
		5.3.15 I <sup>2</sup> C characteristics	54
		5.3.16 SDIO characteristics	55
		5.3.17 USBFS characteristics	56
		5.3.18 12-bit ADC characteristics	57
		5.3.19 Internal reference voltage (V <sub>INTRV</sub> ) characteristics	60
		5.3.20 Temperature sensor (V <sub>TS</sub> ) characteristics	60
6	Pac	kage information	61
	6.1	LQFP64 package information	61
	6.2	LQFP48 package information	63
	6.3	QFN48 package information	65
	6.4	QFN32 package information	67
	6.5	Device marking	68
	6.6	Thermal characteristics	69
7	Part	t numbering	70
8	Doc	ument revision history	71



# **List of Tables**

Table 1. AT32F413 device summary	1
Table 2. AT32F413 features and peripheral counts	10
Table 3. Bootloader supporting part numbers and pin configurations	15
Table 4. Timer feature comparison	16
Table 5. AT32F413 series pin definitions	24
Table 6. Voltage characteristics	30
Table 7. Current characteristics	30
Table 8. Thermal characteristics	30
Table 9. ESD values	31
Table 10. Latch-up values	31
Table 11. General operating conditions	32
Table 12. Operating conditions at power-up/power-down	32
Table 13. Embedded reset and power management block characteristics	33
Table 14. Internal Flash memory characteristics	34
Table 15. Internal Flash memory endurance and data retention	34
Table 16. Typical current consumption in Run mode	35
Table 17. Typical current consumption in Sleep mode	36
Table 18. Maximum current consumption in Run mode	37
Table 19. Maximum current consumption in Sleep mode	38
Table 20. Typical and maximum current consumptions in Deepsleep and Standby modes	39
Table 21. Typical and maximum current consumptions on V <sub>BAT</sub>	40
Table 22. Peripheral current consumption	41
Table 23. HEXT 4-25 MHz crystal characteristics <sup>(1)(2)</sup>	42
Table 24. HEXT external source characteristics	43
Table 25. LEXT 32.768 kHz crystal characteristics <sup>(1)(2)</sup>	44
Table 26. LEXT external source characteristics	45
Table 27. HICK clock characteristics	46
Table 28. LICK clock characteristics	46
Table 29. PLL characteristics	47
Table 30. Low-power mode wakeup time	47
Table 31. EMS characteristics	47
Table 32. GPIO static characteristics	48
Table 33. Output voltage characteristics	49
Table 34. Input AC characteristics	49



Table 35. NRST pin characteristics	50
Table 36. TMR characteristics	50
Table 37. SPI characteristics	51
Table 38. I <sup>2</sup> S characteristics	53
Table 39. SD/MMC characteristics	55
Table 40. USBFS startup time	56
Table 41. USBFS DC electrical characteristics	56
Table 42. USBFS electrical characteristics	56
Table 43. ADC characteristics	57
Table 44. R <sub>AIN</sub> max for f <sub>ADC</sub> = 14MHz	58
Table 45. $R_{AIN}$ max for $f_{ADC}$ = 28 MHz <sup>(1)</sup>	58
Table 46. ADC accuracy <sup>(1)</sup>	58
Table 47. Internal reference voltage characteristics	60
Table 48. Temperature sensor characteristics	60
Table 49. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data	62
Table 50. LQFP48 – 7 x 7 mm 48 pin low-profile quad flat package mechanical data	64
Table 51. QFN48 – 6 x 6 mm 48 pin quad flat no-leads package mechanical data	66
Table 52. QFN32 – 4 x 4 mm 32 pin quad flat no-leads package mechanical data	68
Table 53. Package thermal characteristics	69
Table 57. AT32F413 ordering information scheme	70
Table 55. Document revision history	71



# **List of figures**

Figure 1. AT32F413 block diagram	11
Figure 2. AT32F413 LQFP64 pinout	21
Figure 3. AT32F413 LQFP48 pinout	21
Figure 4. AT32F413 QFN48 pinout	22
Figure 5. AT32F413 QFN32 pinout	23
Figure 6. Memory map	28
Figure 7. Power supply scheme	29
Figure 8. Power on reset and low voltage reset waveform	33
Figure 9. Typical current consumption in Deepsleep mode vs. temperature at different $V_{\text{DD}}$	39
Figure 10. Typical current consumption in Standby mode vs. temperature at different $V_{\text{DD}}$	40
Figure 11. Typical current consumption on $V_{\text{BAT}}$ with LEXT and RTC ON vs. temperature at d	ifferent
V <sub>BAT</sub>	40
Figure 12. HEXT typical application with an 8 MHz crystal	42
Figure 13. HEXT external source AC timing diagram	43
Figure 14. LEXT typical application with a 32.768 kHz crystal	44
Figure 15. LEXT external source AC timing diagram	45
Figure 16. HICK clock frequency accuracy vs. temperature	46
Figure 17. Recommended NRST pin protection	50
Figure 18. SPI timing diagram - slave mode and CPHA = 0	52
Figure 19. SPI timing diagram - slave mode and CPHA = 1	52
Figure 20. SPI timing diagram - master mode	52
Figure 21. I <sup>2</sup> S slave timing diagram (Philips protocol)	53
Figure 22. I <sup>2</sup> S master timing diagram (Philips protocol)	54
Figure 23. SDIO high-speed mode	55
Figure 24. SD default mode	55
Figure 25. USBFS timings: definition of data signal rise and fall time	56
Figure 26. ADC accuracy characteristics	59
Figure 27. Typical connection diagram using the ADC	59
Figure 28. Power supply and reference decoupling	59
Figure 29. V <sub>TS</sub> vs. temperature	60
Figure 30. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	61
Figure 31. LQFP48 – 7 x 7 mm 48 pin low-profile quad flat package outline	63
Figure 32. QFN48 – 6 x 6 mm 48 pin quad flat no-leads package outline	65



Figure 33. QFN32 – 4 x 4 mm 32 pin quad flat no-leads package outline	67
Figure 34. Marking example	68



# 1 Descriptions

The AT32F413 incorporates the high-performance ARM® Cortex®-M4F 32-bit RISC core operating at 200 MHz. The Cortex®-M4F core features a Floating point unit (FPU) single precision which supports all ARM single-precision data processing instructions and data type. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The AT32F413 incorporates high-speed embedded memories (up to 256 Kbytes of Flash memory, 64 Kbytes of SRAM), the extensive external SPI Flash (up to 16 Mbytes addressing capability), and enhanced I/Os and peripherals connected to two APB buses. Any block of the embedded Flash memory can be protected by the sLib, functioning as a security area with code-executable only.

The AT32F413 offers two 12-bit ADC, five general-purpose 16-bit timers plus two general-purpose 32-bit timers, and up to two PWM timers for motor control, as well as standard and advanced communication interfaces, up to two I<sup>2</sup>Cs, two SPIs (all multiplexed as I<sup>2</sup>Ss), an SDIO, five USARTs, an USB, and two CANs.

The AT32F413 operates in the -40 to +105 °C temperature range, from a 2.6 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power application.

The AT32F413 offers devices in different package types. Depending on the different packages, the pin-to-pin is completely compatible among devices, and also the software and functionality. Only different sets of peripherals are included.



Table 2. AT32F413 features and peripheral counts

Dorf Number		AT32F41	3xxU7-4	AT32F4	13xxU7	AT32F413xxT7					
	Part Number	КВ	КС	СВ	СС	C8	СВ	СС	RB	RC	
	CPU frequency (MHz)					200					
sh	ZW (KBytes)	96		96		64	64 96		96		
Int. Flash	NZW (KBytes)	32	160	32	160	0	32	160	32	160	
Int	Total (KBytes)	128	256	128	256	64	128	256	128	256	
	SRAM (KBytes) <sup>(2)</sup>	32	/ 64 / 16 (	configurat	ole)	32	32	/ 64 / 16 (	configurat	ole)	
	Advanced-control <sup>(3)</sup>	1	1	1	2	1	1	2	1	2	
	32-bit general-purpose	2	2	2	2		2		2	2	
S	16-bit general-purpose	Ę	5	5	5		5		5	5	
Timers	SysTick	,	1	1	1		1		1		
-	WDT	1		1		1		1			
	WWDT	,	1		1		1		1		
	RTC	,	1		1		1			1	
	I <sup>2</sup> C	2	2	2		2		2			
ion	SPI/I <sup>2</sup> S	2/2	2(4)	2/2 <sup>(4)</sup>		2/2 <sup>(4)</sup>		2/2			
Communication	USART+UART	2+0		3+0		3+0		3+2			
nmu	SDIO	<b>1</b> <sup>(5)</sup>		1 <sup>(5)</sup>		1 <sup>(5)</sup>		1			
Co	USBFS device	USBFS device 1		1		1		1			
	CAN	2		2		2		2			
Analog	12-bit ADC numbers/channels					2					
Ans	e 12-bit ADC numbers/channels		10		10		10		16		
	SPIM <sup>(6)</sup>	1 ch / up to 16 MB									
	GPIO	2	7	39		39		55			
	Operating temperatures					0 to +105					
	Packages	QFI 4 x 4	N32   mm	QF1 6 x 6			LQFP48 7 x 7 mm		LQF 10 x 1		

<sup>(1)</sup> ZW = zero wait-state, up to SYSCLK 200 MHz

NZW = non-zero wait-state

- ZW: 96 KBytes, NZW: 160 KBytes, SRAM: 32 KBytes (factory-shipping default); ZW: 64 KBytes, NZW: 192 KBytes, SRAM: 64 KBytes;
- ZW: 112 KBytes, NZW: 144 KBytes, SRAM: 16 KBytes.
- (3) For advanced-control timers, AT32F413RCT7 and AT32F413CCx7 support TMR1 and TMR8, others support only TMR1.
- (4) For LQFP48, QFN48 and QFN32 packages, only I2S1 supports MCK pin.
- (5) For LQFP48, QFN48 and QFN32 packages, SDIO supports maximum 4-bit (D0~D3) mode.
- (6) SPIM = External SPI Flash memory extension (for both program execution and data storage) with encryption capability.

2022.2.10 10 Ver 2.00

<sup>(2)</sup> The internal Flash and SRAM sizes are configurable with user system data. Take the AT32F413RCT7 as an example, on which the Flash/SRAM can be configured into three options below:



# 2 Functionality overview

## 2.1 ARM® Cortex®-M4 with FPU

The ARM Cortex®-M4 processor is the latest generation of ARM processors for embedded systems. It is a 32-bit RISC processor features exceptional code efficiency, outstanding computational performance and advanced response to interrupts. The processor supports a set of DSP instructions which enable efficient signal processing and complex algorithm execution. Its single precision FPU (floating point unit) speeds up floating point calculation while avoiding saturation. *Figure 1* shows the general block diagram of the AT32F413.




Figure 1. AT32F413 block diagram

- (1) Operating temperatures: -40 to +105 °C. Junction temperature reaches 125 °C.
- (2) USB and CANs share dedicated 1280-Byte SRAM configurable as four options:
  - USB: 1280 Bytes;
  - USB: 1024 Bytes, CAN1: 256 Bytes;



- USB: 1024 Bytes, CAN2: 256 Bytes;

- USB: 768 Bytes, CAN1: 256 Bytes, CAN2: 256 Bytes.

### 2.2 Memory

## 2.2.1 Internal Flash memory

Up to 256 Kbytes of embedded Flash is available for storing programs and data. User can configure any part of the embedded Flash memory protected by the sLib, functioning as a security area with code-executable only but non-readable. sLib is a mechanism that protects the intelligence of solution venders and facilitates the second-level development by customers.

The AT32F413 provides extra interface called SPIM (SPI memory), which interfaces the external SPI Flash memory storing programs and data. With maximum 16 MBytes addressing capability, SPIM can be used as an extensive Flash memory Bank 3. SPIM additionally exists encryption to protect contents inside, enabling through the option bytes and determining the encryption area through a control register.

There is another 18-KByte boot code area in which the bootloader is stored.

A User's System Data block is included, which is used as configuration of the hardware behaviors such as read/erase/write protection and watchdog self-enable. User's System Data allows to set erase/write and read protection individually, with the latter supporting low-level and high-level protection.

## 2.2.2 Memory protection unit (MPU)

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area consists of up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory. The MPU is especially suited to the applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system).

#### 2.2.3 Embedded SRAM

Up to 64 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.



## 2.3 Interrupts

## 2.3.1 Nested vectored interrupt controller (NVIC)

The AT32F413 embeds a nested vectored interrupt controller that is able to manage 16 priority levels and handle maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4 with FPU. This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 2.3.2 External interrupts (EXINT)

The external interrupt (EXINT), which is connected directly with NVIC, consists of 19 edge detector lines used to generate interrupt requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The external interrupt lines connects up to 16 GPIOs.

## 2.4 Power control (PWC)

## 2.4.1 Power supply schemes

- $V_{DD} = 2.6 \sim 3.6 \text{ V}$ : used as an external power supply for GPIOs and the internal block such as regulator (LDO) provided externally through  $V_{DD}$  pins.
- $V_{DDA} = 2.6 \sim 3.6 \text{ V}$ : used as an external analog power supply for ADC.  $V_{DDA}$  and  $V_{SSA}$  must be the same voltage potential as  $V_{DD}$  and  $V_{SS}$ , respectively.
- $V_{BAT} = 1.8 \sim 3.6 \text{ V}$ :  $V_{BAT}$  pin can supply  $V_{BAT}$  domain from the external battery or super capacity, or from  $V_{DD}$  without the external battery or super capacity.  $V_{BAT}$  (through power switch) supplies for RTC, external crystal 32 kHz (LEXT), and battery powered registers (BPR) when  $V_{DD}$  is not present.

## 2.4.2 Reset and power voltage monitoring (POR / LVR / PVM)

The device has an integrated power-on reset (POR)/low voltage reset (PDR) circuitry. It is always active, and allows proper operation starting from/down to 2.6 V. The device remains in reset mode when  $V_{DD}$  goes below a specified threshold ( $V_{LVR}$ ) without the need for an external reset circuit.

The device embeds a power voltage monitor (PVM) that monitors the  $V_{DD}$  power supply and compares it to the  $V_{PVM}$  threshold. An interrupt can be generated when  $V_{DD}$  drops below the  $V_{PVM}$  threshold and/or when  $V_{DD}$  rises above the  $V_{PVM}$  threshold. The PVM is enabled by software.

## 2.4.3 Voltage regulator (LDO)

The LDO has two operating modes: normal and power down.

- Normal mode is used in Run/Sleep mode and in the Deepsleep mode;
- Power down mode is used in Standby mode: The regulator output is in high impedance and the kernel circuitry is powered down but the contents of the registers and SRAM are lost.

This LDO operates always in its normal mode after reset.



## 2.4.4 Low-power modes

The AT32F413 supports three low-power modes:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### • Deepsleep mode

Deepsleep mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the LDO power domain are stopped, disabling the PLL, the HICK clock, and the HEXT crystal. The voltage regulator can also be put in normal or low-power mode, with output voltage being adjustable.

The device can be woken up from Deepsleep mode by any of the EXINT line. The EXINT line source can be one of the 16 external lines, the PVM output, an ERTC alarm/wakeup/tamper/time stamp event, and the OTGFS or the Ethernet MAC wakeup.

#### Standby mode

The Standby mode is used to acquire the lowest power consumption. The internal voltage regulator is switched off so that the entire LDO power domain is powered off. The PLL, the HICK clock and the HEXT crystal are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the BPR domain and Standby circuitry. The device exits Standby mode when an external reset (NRST pin), a WDT reset, a rising edge on the WKUP pin, or an ERTC alarm/wakeup/tamper/time stamp occurs.

Note: The RTC and the corresponding clock sources are not stopped by entering Deepsleep or Standby mode.

WDT depends on the User's System Data setting.

#### 2.5 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from user Flash;
- Boot from boot code area;
- Boot from embedded SRAM.

The bootloader is stored in boot code area. It is used to reprogram the Flash memory through USART1, USART2, or USBFS1. If configuring SPIM\_IO0/1 pins on USB pins, the Flash memory Bank 3 cannot be reprogrammed through USB. *Table 3* provides the supporting interfaces of the Bootloader regarding AT32F413 part numbers and pin configurations.



Interface	Pin
USART1	PA9: USART1_TX
USARTI	PA10: USART1_RX
USART2	PA2: USART2_TX <sup>(1)</sup>
USAR12	PA3: USART2_RX <sup>(1)</sup>
USBFS	PA11: USBFS1_D+
USBFS	PA12: USBFS1_D-

Table 3. Bootloader supporting part numbers and pin configurations

#### 2.6 Clocks

The internal 48 MHz clock (HICK) through a divided-by-6 divider (8 MHz) is selected as the default CPU clock after any reset. An external 4 to 25 MHz clock (HEXT) can be selected, in which case it is monitored for failure. If a failure is detected, HEXT will be switched off and the system automatically switches back to the internal HICK. A software interrupt is generated. Similarly, the system take the same action once HEXT fails when it is used as the source of PLL.

Several prescalers are used for the configuration of the AHB and the APB (APB1 and APB2) frequency. The maximum frequency of the AHB domain is 200 MHz. The maximum allowed frequency of the APB domains is 100 MHz.

The AT32F413 embeds an automatic clock calibration (ACC) block, which calibrates the internal 48 MHz HICK clock, assuring the most precise accuracy of the HICK in the full range of the operating temperatures.

## 2.7 General-purpose inputs / outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain with or without pull-up or pull-down), as input (floating with or without pull-up or pull-down), or as multiple function. Most of the GPIO pins are shared with digital or analog multiple functions. All GPIOs are high current-capable.

The GPIO's configuration can be locked, if needed, in order to avoid false writing to the GPIO's registers by following a specific sequence.

## 2.8 Remap capability

This feature allows the use of a maximum number of peripherals in a given application. Indeed, alternate functions are available not only on the default pins but also on other specific pins onto which they are remappable. This has the advantage of making board design and port usage much more flexible.

For details refer to *Table 5*; it shows the list of remappable alternate functions and the pins onto which they can be remapped. See the AT32F413 reference manual for software considerations.

2022.2.10 15 Ver 2.00

<sup>(1)</sup> Note that pins used are not 5 V tolerant.



## 2.9 Direct Memory Access Controller (DMA)

The flexible 14-channel general-purpose DMAs (7 channels for DMA1 and 7 channels for DMA2) are able to manage memory-to-memory, peripheral-to-memory, and memory-to-peripheral transfers. The two DMA controllers support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose and advanced-control timers TMRx, I<sup>2</sup>S, SDIO, and ADC.

## 2.10 Timers (TMR)

The AT32F413 devices include up to 2 advanced timers, up to 7 general-purpose timers, 2 basic timers and a SysTick timer.

The table below compares the features of the advanced, general-purpose, and basic timers.

Туре	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/comp are channels
TMR1, TMR8 16-bit		Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
TMR2, TMR5	32-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TMR3, TMR4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TMR9	16-bit	Up	Any integer between 1 and 65536	No	2	No
TMR10, TMR11	16-bit	Up	Any integer between 1 and 65536	No	1	No

Table 4. Timer feature comparison

## 2.10.1 Advanced timers (TMR1 and TMR8)

The two advanced timers (TMR1 and TMR8) can each be seen a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. Each of these timers can also be seen as a complete general-purpose timer. The 4 independent channels can be used for:

- Input capture
- Output compare

2022.2.10 16 Ver 2.00



- PWM generation (edge or center-aligned modes)
- One-cycle mode output

If configured as a standard 16-bit timer, it has the same features as the TMRx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0 to 100%).

In debug mode, the advanced timer counter can be frozen and the PWM outputs disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TMR which have the same architecture. The advanced timer can therefore work together with the TMR timers via the link feature for synchronization or event chaining.

## 2.10.2 General-purpose timers (TMRx)

There are 7 synchronizable general-purpose timers embedded in the AT32F413.

#### • TMR2, TMR3, TMR4, and TMR5

The AT32F413 has 4 full- featured general-purpose timers: TMR2, TMR3, TMR4, and TMR5. The TMR2 and TMR5 timers are based on a 32-bit auto-reload up/down counter and a 16-bit prescaler. The TMR3 and TMR4 timers are based on a 16- bit auto-reload up/down counter and a 16-bit prescaler. They can offer four independent channels on the largest packages. Each channel can be used for input capture/output compare, PWM or one-cycle mode outputs.

These general-purpose timers can work with the advanced timers via the link feature for synchronization or event chaining. In debug mode, their counter can be frozen. Any of these general-purpose timers can be used to generate PWM outputs. Each timer has individual DMA request.

These timers are capable of handling incremental quadrature encoder signals and the digital outputs coming from 1 to 3 hall-effect sensors.

#### TMR9

TMR9 is based on a 16-bit auto-reload upcounter, a 16-bit prescaler, and two independent channels for input capture/output compare, PWM, or one-cycle mode output. They can be synchronized with the TMR2, TMR3, TMR4, and TMR5 full-featured general-purpose timers. They can also be used as simple time bases.

#### • TMR10 and TMR11

These timers are based on a 16-bit auto-reload upcounter, a 16-bit prescaler, and one independent channels for input capture/output compare, PWM, or one-cycle mode output. They can be synchronized with the TMR2, TMR3, TMR4, and TMR5 full-featured general-purpose timers. They can also be used as simple time bases.

## 2.10.3 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. Its features include:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0



#### Programmable clock source

## 2.11 Watchdog (WDT)

The watchdog consists of a 12-bit downcounter and 8-bit prescaler. It is clocked by an independent internal LICK clock. As it operates independently from the main clock, it can operate in Deepsleep and Standby modes. It can be used either as a watchdog to reset the device when an error occurs, or as a free running timer for application timeout management. It is self-enabling or not configurable through the User's System Data. The counter can be frozen in debug mode.

## 2.12 Window watchdog (WWDT)

The window watchdog embeds a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when an error occurs. It is clocked by the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

## 2.13 Real-time clock (RTC) and battery powered registers (BPR)

The RTC and the battery powered registers are powered through a power switch. When  $V_{DD}$  exists, the switch selects  $V_{DD}$  as power supply, or  $V_{BAT}$  is used as supply source. The battery powered registers are forty-two 16-bit registers used to store 84 bytes of user application data. They are not reset by a system or power reset, and they are not reset when the device wakes up from the Standby mode.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator (LICK), or the high-speed external clock (HEXT) divided by 128. The RTC can be calibrated using a divied-by-64 output of TAMPER pin to compensate for any natural quartz deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

#### 2.14 Communication interfaces

# 2.14.1 Serial peripheral interface (SPI) / Inter-integrated sound interface (I<sup>2</sup>S)

There are up to two SPIs able to communicate at up to 36 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler generates eight master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD card/MMC/SDHC modes. All SPIs can be served by the DMA controller.

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI) are available, which can be operated in master or slave mode in half-duplex mode and I<sup>2</sup>S2 and I<sup>2</sup>S3 also in full duplex mode. These interfaces can be configured to operate with 16/24/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When I<sup>2</sup>S configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency. All I<sup>2</sup>Ss can use the DMA controller.



# 2.14.2 Universal synchronous / asynchronous receiver transmitters (USART)

The AT32F413 embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2, and USART3) and two universal asynchronous receiver transmitters (UART4 and UART5).

These five interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode, and have LIN Master/Slave capability. These five interfaces are able to communicate at a speeds of up to 6.25 Mbit/s.

USART1, USART2, and USART3 provide hardware management of the CTS and RTS signals. They also provide Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller except UART5.

## 2.14.3 Inter-integrated-circuit interface (I<sup>2</sup>C)

Up to two I<sup>2</sup>C bus interfaces can operate in multi-master and slave modes. They support standard mode (max. 100 kHz), fast mode (max. 400 kHz), and fast mode plus (max. 1 MHz). Several GPIOs provide ultra-high sink current 20 mA. For more details about the complete solution, please contact your local Artery sales representative.

They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is included.

They can be served by DMA and they support SMBus 2.0/PMBus.

## 2.14.4 Secure digital input / output interface (SDIO)

One SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different data bus modes: 1-bit (default), 4-bit and 8-bit. The interface allows data transfer at up to 48 MHz in 8-bit mode, and is compliant with SD Memory Card Specifications Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different data bus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC/eMMC, this interface is also fully compliant with the CE-ATA digital protocol Rev1.1.

## 2.14.5 Controller area network (CAN)

Two CANs are compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three transmit mailboxes, two receive FIFOs with 3 stages, and 14 scalable filter banks.



## 2.14.6 Universal serial bus full-speed (USBFS)

AT32F413 embeds a USB device peripheral compatible with the USB full-speed 12 Mbit/s. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL or direct from the 48 MHz HICK.

# 2.15 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word using a fixed generator polynomial. Among other applications, CRC-based techniques are used to verify data transmission or storage integrity.

## 2.16 Analog-to-digital converter (ADC)

Two 12-bit analog-to-digital converters are embedded into AT32F413 devices and they share up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hole
- Single shunt

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TMRx) and the advanced-control timers (TMR1 and TMR8) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

## 2.16.1 Temperature sensor (V<sub>TS</sub>)

The temperature sensor generates a voltage V<sub>TS</sub> that varies linearly with temperature. The temperature sensor is internally connected to the ADC1\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The offset of this line varies from chip to chip due to process variation. The internal temperature sensor is more suited to applications that detect temperature variations instead of absolute temperatures. If accurate temperature readings are needed, an external temperature sensor part should be used.

## 2.16.2 Internal reference voltage (V<sub>INTRV</sub>)

The internal reference voltage (V<sub>INTRV</sub>) provides a stable voltage source for ADC. The V<sub>INTRV</sub> is internally connected to the ADC1\_IN17 input channel.

## 2.17 Serial wire (SWD) / JTAG debug port

The ARM® SWJ-DP Interface is embedded, and it is a combined serial wire and JTAG and debug port that enables either a serial wire debug or a JTAG probe to be connected to the target for programming and debug operation. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK.



## 3 Pin functional definitions

Figure 2. AT32F413 LQFP64 pinout





Figure 3. AT32F413 LQFP48 pinout













Figure 5. AT32F413 QFN32 pinout





The table below is the pin definition of the AT32F413. "-" presents there is no such pinout on the related package. The multi-functions list follows priority from high to low. In principle, the analog signals have higher priority than the digital signals, and the digital output signals have higher priority than the digital input signals.

Table 5. AT32F413 series pin definitions

Pin	num	ber			(2)		Alternate functions (4)		
QFN32	LQFP48 QFN48	LQFP64	Pin name	Type <sup>(1)</sup>	GPIO level <sup>(2)</sup>	Main functions <sup>(3)</sup>	Default	Remap	
-	1	1	$V_{BAT}$	S	-	$V_{BAT}$	-	-	
-	2	2	TAMPER-RTC / PC13 <sup>(5)</sup>	I/O	-	PC13 <sup>(6)</sup>	TAMPER-RTC	-	
-	3	3	LEXT_IN / PC14 <sup>(5)</sup>	I/O	-	PC14 <sup>(6)</sup>	LEXT_IN	-	
-	4	4	LEXT_OUT / PC15 <sup>(5)</sup>	I/O	-	PC15 <sup>(6)</sup>	LEXT_OUT	-	
2	5	5	HEXT_IN / PD0 <sup>(8)</sup>	I/O	-	HEXT_IN	-	PD0 <sup>(8)</sup>	
3	6	6	HEXT_OUT / PD1 <sup>(8)</sup>	I/O	-	HEXT_OUT	-	PD1 <sup>(8)</sup>	
4	7	7	NRST	I/O	-	NRST	-	-	
-	-	8	PC0	I/O	-	PC0	ADC12_IN10	SDIO1_D0	
-	-	9	PC1	I/O	-	PC1	ADC12_IN11	SDIO1_D1	
-	-	10	PC2	I/O	-	PC2	ADC12_IN12	SDIO1_D2	
-	-	11	PC3	I/O	-	PC3	ADC12_IN13	SDIO1_D3	
-	8	12	V <sub>SSA</sub> / V <sub>REF</sub> -	S	-	V <sub>SSA</sub> / V <sub>REF</sub> -	-	-	
5	9	13	V <sub>DDA</sub> / V <sub>REF+</sub>	S	-	V <sub>DDA</sub> / V <sub>REF+</sub>	-	-	
6	10	14	PA0 / WKUP	I/O	-	PA0	ADC12_IN0 / WKUP / USART2_CTS / TMR2_CH1 <sup>(7)</sup> / TMR2_EXT <sup>(7)</sup> / TMR5_CH1 <sup>(7)</sup> / TMR8_EXT	-	
7	11	15	PA1	I/O	-	PA1	ADC12_IN1 / USART2_RTS / TMR2_CH2 <sup>(7)</sup> / TMR5_CH2 <sup>(7)</sup>	-	
8	12	16	PA2	I/O	-	PA2	ADC12_IN2 / USART2_TX / TMR2_CH3 <sup>(7)</sup> / TMR5_CH3 / TMR9_CH1 <sup>(7)</sup> /	SDIO1_CK	
9	13	17	PA3	I/O	-	PA3	ADC12_IN3 / USART2_RX / TMR2_CH4 <sup>(7)</sup> / TMR5_CH4 / TMR9_CH2 <sup>(7)</sup>	SDIO1_CMD	
-	-	18	PF4	I/O	FT	PF4	-	UART4_TX / TMR5_CH1	
-	-	19	PF5	I/O	FT	PF5	-	UART4_RX / TMR5_CH2	
10	14	20	PA4	I/O	-	PA4	ADC12_IN4 / USART2_CK / SPI1_CS <sup>(7)</sup> / I2S1_WS <sup>(7)</sup>	SDIO1_D4 / SDIO1_D0	
11	15	21	PA5	I/O	-	PA5	ADC12_IN5 / SPI1_SCK <sup>(7)</sup> / I2S1_CK <sup>(7)</sup>	SDIO1_D5 / SDIO1_D1	
12	16	22	PA6	I/O	-	PA6	ADC12_IN6 / SPI1_MISO <sup>(7)</sup> / TMR3_CH1 <sup>(7)</sup> / TMR8_BRK	SDIO1_D6 / SDIO1_D2 / TMR1_BRK / TMR10_CH1	
13	17	23	PA7	I/O	-	PA7	ADC12_IN7 /	SDIO1_D7 / SDIO1_D3 /	



Pin	num	ber			(2)		Alternate funct	tions <sup>(4)</sup>
QFN32	LQFP48 QFN48	LQFP64	Pin name	Type <sup>(1)</sup>	GPIO level <sup>(2)</sup>	Main functions <sup>(3)</sup>	Default	Remap
							SPI1_MOSI <sup>(7)</sup> / I2S1_SD <sup>(7)</sup> / TMR3_CH2 <sup>(7)</sup> / TMR8_CH1C	TMR1_CH1C / TMR11_CH1
-	-	24	PC4	I/O	-	PC4	ADC12_IN14	SDIO1_CK
-	-	25	PC5	I/O	-	PC5	ADC12_IN15	SDIO1_CMD
14	18	26	PB0	I/O	-	PB0	ADC12_IN8 / I2S1_MCK <sup>(7)</sup> / TMR3_CH3 <sup>(7)</sup> / TMR8_CH2C	TMR1_CH2C
15	19	27	PB1	I/O	-	PB1	ADC12_IN9 / SPIM_SCK / TMR3_CH4 <sup>(7)</sup> / TMR8_CH3C	TMR1_CH3C
16	20	28	PB2	I/O	FT	PB2 / BOOT1 <sup>(9)</sup>	-	-
-	21	29	PB10	I/O	FT	PB10	I2C2_SCL <sup>(7)</sup> / USART3_TX <sup>(7)</sup>	SPIM_IO0 / TMR2_CH3
-	22	30	PB11	I/O	FT	PB11	I2C2_SDA <sup>(7)</sup> / USART3_RX <sup>(7)</sup>	SPIM_IO1 / TMR2_CH4
-	23	31	V <sub>SS</sub>	S	-	V <sub>SS</sub>	-	-
17	24	32	$V_{DD}$	S	-	$V_{DD}$	-	-
-	25	33	PB12	I/O	FT	PB12	USART3_CK <sup>(7)</sup> / I2C2_SMBA <sup>(7)</sup> / SPI2_CS <sup>(7)</sup> / I2S2_WS <sup>(7)</sup> / CAN2_RX <sup>(7)</sup> / TMR1_BRK <sup>(7)</sup>	-
-	26	34	PB13	I/O	FT	PB13	SPI2_SCK <sup>(7)</sup> / I2S2_CK <sup>(7)</sup> / USART3_CTS / CAN2_TX <sup>(7)</sup> / TMR1_CH1C <sup>(7)</sup> /	-
-	27	35	PB14	I/O	FT	PB14	USART3_RTS / SPI2_MISO <sup>(7)</sup> / TMR1_CH2C <sup>(7)</sup>	TMR9_CH1
-	28	36	PB15	I/O	FT	PB15	SPI2_MOSI <sup>(7)</sup> / I2S2_SD <sup>(7)</sup> / TMR1_CH3C <sup>(7)</sup> /	TMR9_CH2
-	1	37	PC6	I/O	FT	PC6	I2S2_MCK <sup>(7)</sup> / SDIO1_D6 / TMR8_CH1	TMR3_CH1
-	-	38	PC7	I/O	FT	PC7	SDIO1_D7 / TMR8_CH2	I2S2_MCK / TMR3_CH2
-	-	39	PC8	I/O	FT	PC8	SDIO1_D0 / TMR8_CH3	TMR3_CH3
-	-	40	PC9	I/O	FT	PC9	SDIO1_D1 / TMR8_CH4	I2C2_SDA / TMR3_CH4
18	29	41	PA8	I/O	FT	PA8	CLKOUT / USART1_CK / SPIM_CS / USBFS1_SOF / TMR1_CH1	I2C2_SCL
19	30	42	PA9	I/O	FT	PA9	USART1_TX <sup>(7)</sup> / TMR1_CH2	I2C2_SMBA
20	31	43	PA10	I/O	FT	PA10	USART1_RX <sup>(7)</sup> / TMR1_CH3	-
21	32	44	PA11	I/O	-	PA11	USBFS1_D- / SPIM_IO0 <sup>(7)</sup> / USART1_CTS / CAN1_RX <sup>(7)</sup> / TMR1_CH4	-
22	33	45	PA12	I/O	-	PA12	USBFS1_D+ / SPIM_IO1 <sup>(7)</sup> / USART1_RTS / CAN1_TX <sup>(7)</sup> / TMR1_EXT	-
23	34	46	PA13	I/O	FT	JTMS- SWDIO	-	PA13
-	35	47	PF6	I/O	FT	PF6	-	I2C1_SCL / I2C2_SCL



Pin	num	ber			) (2)		Alternate func	tions <sup>(4)</sup>
QFN32	LQFP48 QFN48	LQFP64	Pin name	Type <sup>(1)</sup>	GPIO level <sup>(2)</sup>	Main functions <sup>(3)</sup>	Default	Remap
-	36	48	PF7	I/O	FT	PF7	-	I2C1_SDA / I2C2_SDA
24	37	49	PA14	I/O	FT	JTCK- SWCLK	-	PA14
25	38	50	PA15	I/O	FT	JTDI	-	PA15 / SPI1_CS / I2S1_WS / SPI2_CS / I2S2_WS TMR2_CH1 / TMR2_EXT /
-	-	51	PC10	I/O	FT	PC10	UART4_TX <sup>(7)</sup> / SDIO1_D2	USART3_TX
-	-	52	PC11	I/O	FT	PC11	UART4_RX <sup>(7)</sup> / SDIO1_D3	USART3_RX
-	-	53	PC12	I/O	FT	PC12	UART5_TX / SDIO1_CK	USART3_CK
-	-	54	PD2	I/O	FT	PD2	UART5_RX / SDIO1_CMD / TMR3_EXT	-
26	39	55	PB3	I/O	FT	JTDO	-	PB3 / SWO / SPI1_SCK / I2S1_CK / SPI2_SCK / I2S2_CK / TMR2_CH2
27	40	56	PB4	I/O	FT	NJTRST	-	PB4 / SPI1_MISO / SPI2_MISO / I2C2_SDA / TMR3_CH1
28	41	57	PB5	I/O	FT	PB5	I2C1_SMBA	SPI1_MOSI / I2S1_SD / SPI2_MOSI / I2S2_SD / CAN2_RX / TMR3_CH2
29	42	58	PB6	I/O	FT	PB6	I2C1_SCL <sup>(7)</sup> / SPIM_IO3 / TMR4_CH1	USART1_TX / CAN2_TX / I2S1_MCK
30	43	59	PB7	I/O	FT	PB7	I2C1_SDA <sup>(7)</sup> / SPIM_IO2 / TMR4_CH2	USART1_RX
31	44	60	BOOT0	ı	-	воото	-	-
32	45	61	PB8	I/O	FT	PB8	TMR10_CH1 <sup>(7)</sup> / SDIO1_D4 / TMR4_CH3	I2C1_SCL / CAN1_RX
-	46	62	PB9	I/O	FT	PB9	TMR11_CH1 <sup>(7)</sup> / SDIO1_D5 / TMR4_CH4	I2C1_SDA / CAN1_TX
-	47	63	Vss	S	ı	Vss	-	-
1	48	64	$V_{DD}$	S	ı	$V_{DD}$	-	-
-	-/49	-	EPAD	S	ı	Vss	-	-
33	-	-	Vss/Vssa	S	-	Vss/Vssa	-	-

<sup>(1)</sup> I = input, O = output, S = supply.

2022.2.10 26 Ver 2.00

<sup>(2)</sup> FT = 5 V-tolerant I/O.

<sup>(3)</sup> Function availability depends on the chosen device. For example, if a certain part number has only one advanced timer, it is TMR1, see *Table 2*.

<sup>(4)</sup> If several peripherals are mapped onto the same GPIO port, only one of these peripherals can be enabled at the same time through the enable control bit (in the corresponding RCC peripheral clock enable register) in order to avoid conflicts.

<sup>(5)</sup> PC13, PC14, and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: these IOs must not be used as a current source (e.g. to



drive an LED).


- (6) Main function after the first battery powered domain power-up. Later on, it depends on the contents of the battery powered registers even after reset (because these registers are not reset by the main reset). For details on how to manage these GPIOs, refer to the battery powered domain and register description sections in the AT32F413 reference manual.
- (7) This alternate function can be remapped by software to some other port pins (if available on the used package). For more details, refer to the Alternate function I/O and debug configuration section in the AT32F413 reference manual.
- (8) The pins number 5 and 6 (LQFP64, LQFP48, and QFN48), and the pins number 2 and 3 (QFN32) are configured as HEXT\_IN/HEXT\_OUT after reset, the functionality of PD0 and PD1 can be remapped by software on these pins. For more details, refer to Alternate function I/O and debug configuration section in the AT32F413 reference manual.
- (9) If boot from internal Flash memory and PB2 is not used, it is recommended to pull down to ground.

2022.2.10 27 Ver 2.00



# 4 Memory mapping

Figure 6. Memory map





## 5 Electrical characteristics

## 5.1 Parameter conditions

### 5.1.1 Minimum and maximum values

The minimum and maximum values are obtained in the worst conditions. Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

## 5.1.2 Typical values

Typical data are based on  $T_A = 25$  °C,  $V_{DD} = 3.3$  V.

Vss

VDD

100 nF

+ 1 µF

## 5.1.3 Typical curves

All typical curves are provided only as design guidelines and are not tested.

## 5.1.4 Power supply scheme

1.8-3.6v

Power switch

Backup circuitry
(OSC32K,RTC,Wake-up logic
Backup registers)

OUT

Backup registers)

No Logic
(CPU,
Digital
& Memories)

2 x 100 nF
+ 1 x 4.7µF

Figure 7. Power supply scheme

ADC

RCs,PLL,



## 5.2 Absolute maximum values

# 5.2.1 Ratings

If stresses were out of the absolute maximum ratings listed in *Table 6*, *Table 7*, and *Table 8*, it may cause permanent damage to the device. These are the maximum stress ratings only that the device could bear, but the functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

Table 6. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V V	External main supply voltage (including $V_{\text{DDA}}$ and	-0.3	4.0	
V <sub>DD</sub> -V <sub>SS</sub>	V <sub>DD</sub> )	-0.3	4.0	
	Input voltage on FT	V 02	6.0	V
V <sub>IN</sub>	Input voltage on other pins	V <sub>SS</sub> -0.3	6.0	
	Input voltage on TC GPIO	V <sub>SS</sub> -0.3	4.0	
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	m\/
V <sub>SSx</sub> -V <sub>SS</sub>	Variations between all the different ground pins	-	50	mV

**Table 7. Current characteristics** 

Symbol	Ratings	Max	Unit
$I_{VDD}$	Total current into V <sub>DD</sub> /V <sub>DDA</sub> power lines (source)	150	
$I_{VSS}$	Total current out of V <sub>SS</sub> ground lines (sink)	150	mA
	Output current sunk by any GPIO and control pin	25	IIIA
I <sub>IO</sub>	Output current source by any GPIOs and control pin	-25	

**Table 8. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-60 ~ +150	°C
TJ	Maximum junction temperature	125	



## 5.2.2 Electrical sensitivity

Based on three different tests (HBM, CDM, and LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges are applied to the pins of each sample according to each pin combination. This test conforms to the JS-001-2017/JS-002-2014 standard.

Table 9. ESD values

Symbol	Parameter	Conditions	Class	Min <sup>(1)</sup>	Unit
Veopulan	Electrostatic discharge voltage	T <sub>A</sub> = +25 °C, conforming to	3A	5000	
VESD(HBM)	(human body model)	JS-001-2017	SA	3000	.,
\/===(===	Electrostatic discharge voltage	T <sub>A</sub> = +25 °C, conforming to	=	1000	V
VESD(CDM)	(charge device model)	JS-002-2018	111	1000	

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

#### Static latch-up

Tests compliant with EIA/JESD78E IC latch-up standard are required to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin;
- A current injection is applied to each input, output and configurable GPIO pin.

Table 10. Latch-up values

Symbol	Parameter	Conditions	Level/Class
LU	Static latch-up class	$T_A$ = +105 °C, conforming to EIA/JESD78E	II level A (±200 mA)



# 5.3 Specifications

# 5.3.1 General operating conditions

Table 11. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
£	Internal ALID clock for success	Bank 3 not used	0	200		
fHCLK	Internal AHB clock frequency	Bank 3 used	0	120	NALI-	
fPCLK1	Internal APB1 clock frequency	-	0	100	MHz	
fPCLK2	Internal APB2 clock frequency	-	0	100		
V <sub>DD</sub>	Digital operating voltage	-	2.6	3.6	V	
\/·	Analog operating voltage	Must be the same	2.6	3.6	V	
V <sub>DDA</sub>	Analog operating voltage	potential as V <sub>DD</sub> <sup>(1)</sup>	2.6		V	
VBAT	Battery power operating voltage	-	1.8	3.6	V	
		LQFP64	-	289		
Б	Deuten dissination, T = 405 °C	LQFP48	-	313		
P <sub>D</sub>	Power dissipation: T <sub>A</sub> = 105 °C	QFN48	-	394	mW	
		QFN32	-	334		
TA	Ambient temperature	-	-40	105	°C	

# 5.3.2 Operating conditions at power-up / power-down

Table 12. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Max	Unit
	V <sub>DD</sub> rise time rate		0	Max	ms/V
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate	-	20		μs/V

<sup>(1)</sup> If V<sub>DD</sub> rising time rate is slower than 80 ms/V, the code should access the battery powered registers after V<sub>DD</sub> higher than V<sub>POR</sub> + 0.1V.




# 5.3.3 Embedded reset and power control block characteristics

Table 13. Embedded reset and power management block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0] = 001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0] = 001 (falling edge) <sup>(1)</sup>	= 001 (rising edge)  = 001 (falling edge) <sup>(1)</sup> = 001 (falling edge) <sup>(2)</sup> = 010 (rising edge) <sup>(2)</sup> = 010 (falling edge) <sup>(2)</sup> = 010 (falling edge) <sup>(2)</sup> = 011 (rising edge) <sup>(2)</sup> = 011 (rising edge) <sup>(2)</sup> = 011 (falling edge) <sup>(2)</sup> = 011 (falling edge) <sup>(2)</sup> = 011 (falling edge) <sup>(2)</sup> = 100 (rising edge) <sup>(2)</sup> = 100 (falling edge) <sup>(2)</sup> = 101 (rising edge) <sup>(2)</sup> = 101 (rising edge) <sup>(2)</sup> = 101 (rising edge) <sup>(2)</sup> = 101 (falling edge) <sup>(2)</sup> = 110 (rising edge) <sup>(2)</sup> = 110 (falling edge) <sup>(2)</sup> = 111 (rising edge) = 2.76 = 2.88 = 3	V		
		PLS[2:0] = 010 (rising edge) <sup>(2)</sup>				
		PLS[2:0] = 010 (falling edge) <sup>(2)</sup>	2.18	2.28	2.37 V 2.27 V 2.48 V 2.38 V 2.58 V 2.48 V 2.69 V 2.59 V 2.79 V 2.69 V 2.9 V 2.8 V 3 V 2.9 V - mV 2.45 V 2.25 V - mV	V
		PLS[2:0] = 011 (rising edge) (2)	2.38	2.48	2.58	V
	D	PLS[2:0] = 011 (falling edge) <sup>(2)</sup>	2.28	2.38	2.48	V
VPVM	Power voltage monitoring level selection	PLS[2:0] = 100 (rising edge) <sup>(2)</sup>	2.47	2.58	2.69	V
	Selection	PLS[2:0] = 100 (falling edge) <sup>(2)</sup>	2.37	2.48	2.59	V
		PLS[2:0] = 101 (rising edge) <sup>(2)</sup>	2.57	2.68	2.79	V
		PLS[2:0] = 101 (falling edge) <sup>(2)</sup>	2.47	2.58	2.69	V
		PLS[2:0] = 110 (rising edge) (2)	2.66	2.78	2.9	V
		PLS[2:0] = 110 (falling edge) <sup>(2)</sup>	2.56	2.68	2.8	V
		PLS[2:0] = 111 (rising edge)	2.76	2.88	3	V
		PLS[2:0] = 111 (falling edge)	2.66	2.78	2.9	V
V <sub>PVMhyst</sub> <sup>(2)</sup>	PVM hysteresis	-	-	100	-	mV
V <sub>POR</sub> <sup>(2)</sup>	Power on reset threshold	-	1.95	2.16	2.45	V
V <sub>LVR</sub> <sup>(2)</sup>	Low voltage reset threshold	-	1.8 <sup>(3)</sup>	2.0	2.25	V
V <sub>LVRhyst</sub> <sup>(2)</sup>	LVR hysteresis	-	-	160	-	mV
	Reset temporization: CPU starts					
Trsttempo <sup>(2)</sup>	execution after V <sub>DD</sub> keeps higher	-	-	8	-	ms
(4) DI 010 01	than V <sub>POR</sub> for T <sub>RSTTEMPO</sub>					

- (1) PLS[2:0] = 001 may be not available for its voltage detector level may be lower than Vpor.
- (2) Guaranteed by design, not tested in production.
- (3) The product behavior is guaranteed by design down to the minimum V<sub>LVR</sub> value.

Figure 8. Power on reset and low voltage reset waveform





## 5.3.4 Memory characteristics

Table 14. Internal Flash memory characteristics

Sym			Typ <sup>(1)</sup>					Unit	
bol	Parameter	Conditions	fhclk						
БОІ			200	144	72	48	8	MHz	
Tprog	16-bit programming				50				
TPROG	time	-			50			μs	
	Page (2 KB) erase time	AT32F413xC			50				
terase	Page (1 KB) erase time	AT32F413xB			40			ms	
	Page (1 Kb) erase time	AT32F413x8	40						
t <sub>ME</sub>	Mass erase time	-			800			ms	
		Programming	27.5	20.1	11.1	7.8	1.8		
I <sub>DD</sub>	Supply current	mode						mA	
		Erase mode	35.3	26.9	16.9	13.1	6.4		

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 15. Internal Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max	Unit
NEND	Endurance	T <sub>A</sub> = -40 ~ 105 °C	100	-	-	kcycles
<b>t</b> RET	Data retention	T <sub>A</sub> = 105 °C	10	ı	1	years

<sup>(1)</sup> Guaranteed by design, not tested in production.

## 5.3.5 Supply current characteristics

The current consumption is subjected to several parameters and factors such as the operating voltage, ambient temperature, GPIO pin loading, device software configuration, operating frequencies, GPIO pin switching rate, and executed binary code. The current consumption is obtained by characterization results, not tested in production.

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All GPIO pins are in analog mode.
- Prefetch is ON. (Reminder: This bit must be set before clock setting and bus prescaling.)
- When the peripherals are enabled:
  - If  $f_{HCLK} > 120 \text{ MHz}$ :  $f_{PCLK1} = f_{HCLK}/2$ ,  $f_{PCLK2} = f_{HCLK}/2$ ,  $f_{ADCCLK} = f_{PCLK2}/4$ ;
  - If fHCLK ≤ 120 MHz, fPCLK1 = fHCLK, fPCLK2 = fHCLK, fADCCLK = fPCLK2/4
- Code executes in ZW area.
- Unless otherwise specified, the typical values are measured with  $V_{DD} = 3.3 \text{ V}$  and  $T_A = 25 \text{ °C}$  condition and the maximum values are measured with  $V_{DD} = 3.6 \text{ V}$ .

2022.2.10 34 Ver 2.00



Table 16. Typical current consumption in Run mode

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	Туре		
				All peripherals enabled	All peripherals disabled	Unit
		High speed external crystal (HEXT) <sup>(1)(2)</sup>	200 MHz	60.5	28.1	mA
			144 MHz	44.2	20.6	
			100 MHz	38.2	15.0	
			72 MHz	28.4	11.5	
			48 MHz	19.4	8.07	
	Supply current in Run mode		36 MHz	14.9	6.34	
			24 MHz	10.3	4.62	
			16 MHz	7.25	3.48	
			8 MHz	3.97	2.10	
			4 MHz	2.51	1.58	
			2 MHz	1.79	1.33	
			1 MHz	1.43	1.20	
			500 kHz	1.25	1.41	
			125 kHz	1.11	1.09	
$I_{DD}$		High speed internal clock (HICK) <sup>(2)</sup>	200 MHz	60.4	28.0	mA
			144 MHz	44.0	20.5	
			100 MHz	38.1	14.9	
			72 MHz	28.3	11.4	
			48 MHz	19.3	7.95	
			36 MHz	14.7	6.23	
			24 MHz	10.2	4.51	
			16 MHz	7.14	3.36	
			8 MHz	3.67	1.76	
			4 MHz	2.20	1.52	
			2 MHz	1.48	1.01	
			1 MHz	1.11	0.88	
			500 kHz	0.93	1.09	
			125 kHz	0.80	0.77	

<sup>(1)</sup> External clock is 8 MHz.(2) PLL is on when f<sub>HCLK</sub> > 8 MHz.



Table 17. Typical current consumption in Sleep mode

		Table 17. Typical current (		Туре		
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	All peripherals	All peripherals	Unit
				enabled	disabled	
Гоо	Supply current in Sleep mode	High speed external crystal (HEXT) <sup>(1)(2)</sup>	200 MHz	48.3	6.51	- mA
			144 MHz	35.3	5.02	
			100 MHz	32.1	4.16	
			72 MHz	23.9	3.73	
			48 MHz	16.4	2.89	
			36 MHz	12.6	2.46	
			24 MHz	8.79	2.04	
			16 MHz	6.26	1.77	
			8 MHz	3.29	1.07	
			4 MHz	2.08	0.98	
			2 MHz	1.48	0.93	
			1 MHz	1.18	0.91	
			500 kHz	1.03	0.90	
			125 kHz	0.92	0.89	
		High speed internal clock (HICK) <sup>(2)</sup>	200 MHz	48.2	6.40	mA
			144 MHz	35.2	4.90	
			100 MHz	31.9	4.05	
			72 MHz	23.8	3.61	
			48 MHz	16.3	2.76	
			36 MHz	12.5	2.34	
			24 MHz	8.67	1.92	
			16 MHz	6.14	1.64	
			8 MHz	3.17	0.95	
			4 MHz	1.96	0.85	
			2 MHz	1.35	0.80	
			1 MHz	1.05	0.78	
			500 kHz	0.90	0.77	
			125 kHz	0.79	0.76	

<sup>(1)</sup> External clock is 8 MHz.(2) PLL is on when f<sub>HCLK</sub> > 8 MHz.



Table 18. Maximum current consumption in Run mode

	5	0		Max	
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	T <sub>A</sub> = 105 °C	Unit
			200 MHz	69.1	
			144 MHz	52.0	
			100 MHz	46.0	
		High speed external crystal	72 MHz	35.6	
		(HEXT) <sup>(1)</sup> , all	48 MHz	26.2	mA
		peripherals enabled	36 MHz	21.4	
			24 MHz	16.7	
			16 MHz	13.5	
	Supply current in		8 MHz	10.1	
I <sub>DD</sub>	Run mode		200 MHz	34.5	
			144 MHz	26.8	
			100 MHz	21.1	
		High speed external crystal	72 MHz	17.5	
		(HEXT) <sup>(1)</sup> , all	48 MHz	14.0	mA
		peripherals enabled	36 MHz	12.3	
			24 MHz	10.6	
			16 MHz	9.40	
			8 MHz	8.02	

<sup>(1)</sup> External clock is 8 MHz and PLL is on when f<sub>HCLK</sub> > 8 MHz.



Table 19. Maximum current consumption in Sleep mode

0	5	0		Max	
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	T <sub>A</sub> = 105 °C	Unit
			200 MHz	56.5	
			144 MHz	42.8	
			100 MHz	39.6	
		High speed external crystal	72 MHz	31.0	
		(HEXT) <sup>(1)</sup> , all	48 MHz	23.1	mA
		peripherals enabled	36 MHz	19.1	
			24 MHz	15.1	
			16 MHz	12.4	
	Supply current in		8 MHz	9.32	
$I_{DD}$	Sleep mode		200 MHz	12.4	
			144 MHz	10.9	
			100 MHz	10.0	
		High speed external crystal	72 MHz	9.53	
		(HEXT) <sup>(1)</sup> , all	48 MHz	8.70	mA
		peripherals enabled	36 MHz	8.27	
			24 MHz	7.85	
İ			16 MHz	7.57	
			8 MHz	6.86	

<sup>(1)</sup> External clock is 8 MHz and PLL is on when  $f_{HCLK} > 8$  MHz.




Table 20. Typical and maximum current consumptions in Deepsleep and Standby modes

			Ту	p <sup>(1)</sup>	Max <sup>(2)</sup>		
Symbol	Parameter	Conditions	V <sub>DD</sub> /V <sub>BAT</sub> = 2.6 V	V <sub>DD</sub> /V <sub>BAT</sub> = 3.3 V	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
lan	Supply current in Deepsleep mode	HICK and HEXT OFF (no WDT)	480	490	3800	6670	mA
IDD	Supply	LEXT and RTC OFF	7.1	9.9	13.9	16.9	
	current in Standby mode	LEXT and RTC ON	7.7	11.6	14.9	18.3	μΑ

<sup>(1)</sup> Typical values are measured at T<sub>A</sub> = 25 °C.

Figure 9. Typical current consumption in Deepsleep mode vs. temperature at different  $V_{\text{DD}}$ 



2022.2.10 39 Ver 2.00

<sup>(2)</sup> Guaranteed by characterization results, not tested in production.







Figure 10. Typical current consumption in Standby mode vs. temperature at different V<sub>DD</sub>

Table 21. Typical and maximum current consumptions on V<sub>BAT</sub>

Symb			Typ <sup>(1)</sup>			Ма		
Symb	Parameter	Conditions	V <sub>BAT</sub> = 2.0 V	V <sub>BAT</sub> = 2.6 V	V <sub>BAT</sub> = 3.3 V	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
I <sub>DD_VBAT</sub>	Supply current of V <sub>BAT</sub>	LEXT and RTC ON, V <sub>DD</sub> < V <sub>LVR</sub>	1.5	1.7	2.3	3.0	3.5	μΑ

<sup>(1)</sup> Typical values are measured at T<sub>A</sub> = 25 °C.

Figure 11. Typical current consumption on  $V_{BAT}$  with LEXT and RTC ON vs. temperature at different  $V_{BAT}$ 



2022.2.10 40 Ver 2.00

<sup>(2)</sup> Guaranteed by characterization results, not tested in production.



### On-chip peripheral current consumption

The MCU is placed under the following conditions:

- All GPIO pins are in analog mode.
- The given value is calculated by measuring the current consumption difference between "all peripherals clocked OFF" and "only one peripheral clocked ON".

Table 22. Peripheral current consumption

Pe	eripheral	Тур	Unit
	DMA1	9.45	
	DMA2	9.58	
	GPIOA	1.22	
	GPIOB	1.20	
AHB	GPIOC	1.29	
	GPIOD	1.23	
	GPIOF	1.19	
	CRC	1.57	
	SDIO1	18.5	
	TMR2	8.65	
	TMR3	6.50	
	TMR4	6.57	
	TMR5	8.76	A /B 41 1-
	SPI2/I <sup>2</sup> S2	2.80	μA/MHz
	USART2	2.50	
	USART3	2.49	
	UART4	2.54	
APB1	UART5	2.54	
	I <sup>2</sup> C1	2.47	
	l <sup>2</sup> C2	2.50	
	USBFS1	6.76	
	CAN1	3.92	
	CAN2	3.91	
	WWDT	0.44	
	PWC	0.41	
	BPR	73.6	
	IOMUX	2.13	
	SPI1/I <sup>2</sup> S1	2.64	
	USART1	2.48	
	TMR1	9.23	
	TMR8	9.18	
APB2	TMR9	3.80	μA/MHz
	TMR10	2.66	
	TMR11	2.62	
	ADC1	6.54	
	ADC2	6.35	
	ACC	0.97	



### 5.3.6 External clock source characteristics

### High-speed external clock generated from a crystal / ceramic resonator

The high-speed external (HEXT) clock can be supplied with a 4 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 23. HEXT 4-25 MHz crystal characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fhext_in	Oscillator frequency	-	4	8	25	MHz
t <sub>SU(HEXT)</sub> (3)	Startup time	V <sub>DD</sub> is stabilized	-	1.2	-	ms

- (1) Oscillator characteristics given by the crystal/ceramic resonator manufacturer.
- (2) Guaranteed by characterization results, not tested in production.
- (3) t<sub>SU(HEXT)</sub> is the startup time measured from the moment HEXT is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and select to match the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

RF Bias Controlled gain

HEXT\_OUT

HEXT\_OUT

HEXT\_OUT

Figure 12. HEXT typical application with an 8 MHz crystal

2022.2.10 42 Ver 2.00



### High-speed external clock generated from an external source


The characteristics given in the table below result from tests performed using a high-speed external clock source.

Table 24. HEXT external source characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fHEXT_ext	User external clock source frequency <sup>(1)</sup>		1	8	25	MHz
VHEXTH	HEXT_IN input pin high level voltage		0.7V <sub>DD</sub>	-	VDD	V
VHEXTL	HEXT_IN input pin low level voltage		Vss	-	0.3V <sub>DD</sub>	V
tw(HEXT)	HEXT_IN high or low time <sup>(1)</sup>	-	5	-	-	
t <sub>r(HEXT)</sub>	HEXT_IN rise or fall time <sup>(1)</sup>		-	-	20	ns
Cin(HEXT)	HEXT_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuCy(HEXT)	Duty cycle	-	45	-	55	%
IL	HEXT_IN Input leakage current	Vss ≤ Vin ≤ Vdd	-	-	±1	μA

<sup>(1)</sup> Guaranteed by design, not tested in production.

Figure 13. HEXT external source AC timing diagram



2022.2.10 43 Ver 2.00



#### Low-speed external clock generated from a crystal / ceramic resonator

The low-speed external (LEXT) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 25. LEXT 32.768 kHz crystal characteristics (1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tsu(LEXT)	Startup time	V <sub>DD</sub> is stabilized	-	150	-	ms

- (1) Oscillator characteristics given by the crystal/ceramic resonator manufacturer.
- (2) Guaranteed by characterization results, not tested in production.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to meet the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ .

Load capacitance  $C_L$  is based on the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

32.768 kHz crystal Bias Controlled gain

Figure 14. LEXT typical application with a 32.768 kHz crystal

Note: No external resistor is required between LEXT\_IN and LEXT\_OUT and it is also prohibited to add it.

2022.2.10 44 Ver 2.00



### Low-speed external clock generated from an external source


The characteristics given in the table below come from tests performed using a low-speed external clock source.

Table 26. LEXT external source characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fLEXT_ext	User External clock source frequency <sup>(1)</sup>		-	32.768	1000	kHz
VLEXTH	LEXT_IN input pin high level voltage		$0.7V_{DD}$	-	V <sub>DD</sub>	V
VLEXTL	LEXT_IN input pin low level voltage		Vss	-	0.3V <sub>DD</sub>	V
tw(LEXT)	LEXT_IN high or low time <sup>(1)</sup>	-	450	-	-	
tr(LEXT)	LEXT_IN rise or fall time <sup>(1)</sup>		-	-	50	ns
Cin(LEXT)	LEXT_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuCy(LEXT)	Duty cycle	-	30	-	70	%
IL	LEXT_IN input leakage current	Vss ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	-	-	±1	μΑ

<sup>(1)</sup> Guaranteed by design, not tested in production.

Figure 15. LEXT external source AC timing diagram





## 5.3.7 Internal clock source characteristics


High-speed internal clock (HICK)

Table 27. HICK clock characteristics

Symbol	Parameter	Co	nditions	Min	Тур	Max	Unit
fніск	Frequency		-	-	48	-	MHz
DuCy(HICK)	Duty cycle		-	45	-	55	%
ACCHICK		User-trimme		-	-	1 <sup>(1)</sup>	%
	Accuracy of the HICK oscillator	ACC-trimmed		-	-	0.25(1)	
			T <sub>A</sub> = -40 ~ 105 °C	-2.5		2.5	
		Factory-	T <sub>A</sub> = -40 ~ 85 °C	-2	-	2	%
		calibrated <sup>(2)</sup>	T <sub>A</sub> = 0 ~ 70 °C	-1.5	-	1.5	- % -
			T <sub>A</sub> = 25 °C	-1	-	1	
tsu(HICK) <sup>(2)</sup>	HICK oscillator startup time		-	-	-	10	μs
IDD(HICK) <sup>(2)</sup>	HICK oscillator power consumption		-	-	190	200	μA

<sup>(1)</sup> Guaranteed by design, not tested in production.

Figure 16. HICK clock frequency accuracy vs. temperature



### Low-speed internal clock (LICK)

Table 28. LICK clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
flick <sup>(1)</sup>	Frequency	-	30	40	60	kHz

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

2022.2.10 46 Ver 2.00

<sup>(2)</sup> Guaranteed by characterization results, not tested in production.



### 5.3.8 PLL characteristics

Table 29. PLL characteristics

Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit
<b>f</b>	PLL input clock (2)	2	8	16	MHz
fpll_in	PLL input clock duty cycle	40	-	60	%
<b>f</b> PLL_OUT	PLL multiplier output clock	16	-	200	MHz
tLOCK	PLL lock time	-	-	200	μs
Jitter	Cycle-to-cycle jitter	-	-	300	ps

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

# 5.3.9 Wakeup time from low-power mode

The wakeup times given in the table below is measured on a wakeup phase with the HICK. The clock source used to wake up the device depends from the current operating mode:

- Sleep mode: the clock source is the clock that was configured before entering Sleep mode.
- Deepsleep or Standby mode: the clock source is the HICK.

Table 30. Low-power mode wakeup time

Symbol	Parameter	Тур	Unit
twusleep	Wakeup from Sleep mode	3.3	μs
twudeepsleep	Wakeup from Deepsleep mode	280	μs
twustdby	Wakeup from Standby mode	3.6	ms

### 5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

### Functional EMS (electromagnetic susceptibility)

EFT: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a coupling/decoupling network, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

**Table 31. EMS characteristics** 

Symbol	Parameter	Conditions	Level/Class
	Fast transient voltage burst	V <sub>DD</sub> = 3.3 V, LQFP64, T <sub>A</sub> = +25 °C, HEXT, f <sub>HCLK</sub> = 200	
	limits to be applied through	MHz, conforms to IEC 61000-4-4	
	coupling/decoupling network	V <sub>DD</sub> = 3.3 V, LQFP64, T <sub>A</sub> = +25 °C, HEXT, f <sub>HCLK</sub> =	
	conforms to IEC 61000-4-4 on	72 MHz, conforms to IEC 61000-4-4	
VEFT	V <sub>DD</sub> and V <sub>SS</sub> pins to induce a	V <sub>DD</sub> = 3.3 V, LQFP64, T <sub>A</sub> = +25 °C, HICK, f <sub>HCLK</sub> = 200	4A (4kV)
	functional disturbance, V <sub>DD</sub> and	MHz, conforms to IEC 61000-4-4	
	Vss input has one 47 μF	V 22 V LOEDCA T 105 °C LUCK 5 70	
	capacitor and each V <sub>DD</sub> and V <sub>SS</sub>	V <sub>DD</sub> = 3.3 V, LQFP64, T <sub>A</sub> = +25 °C, HICK, f <sub>HCLK</sub> = 72	
	pin pair 0.1 µF	MHz, conforms to IEC 61000-4-4	

EMC characterization and optimization are performed at component level with a typical application environment. It should be noted that good EMC performance is highly dependent on the user

<sup>(2)</sup> Take care of using the appropriate multiplier factors to ensure that PLL input clock values are compatible with the range defined by f<sub>PLL\_OUT</sub>.



application and the software in particular. Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

# 5.3.11 GPIO port characteristics

#### General input/output characteristics

All GPIOs are CMOS and TTL compliant.

Table 32. GPIO static characteristics

Symb	Parameter	Conditions	Min	Тур	Max	Unit
VIL	GPIO input low level voltage	-	-0.3	-	0.28 * V <sub>DD</sub> + 0.1	V
VIH	Standard GPIO input high level voltage	-	0.31 * V <sub>DD</sub> +	1	V <sub>DD</sub> + 0.3	>
	FT GPIO input high level voltage	-	0.8	ı	5.5	V
Vhys	Standard GPIO Schmitt trigger voltage hysteresis <sup>(1)</sup>		200	-	-	mV
	FT GPIO Schmitt trigger voltage hysteresis <sup>(1)</sup>	-	5% V <sub>DD</sub>	-	-	-
	Input leakage current <sup>(2)</sup>	Vss ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> Standard GPIOs	-	1	±1	
likg		Vss ≤ V <sub>IN</sub> ≤ 5.5V FT and FTa GPIOs	-	-	±10	μΑ
Rpu	Weak pull-up equivalent resistor	V <sub>IN</sub> = V <sub>SS</sub>	60	70	100	kΩ
Rpd	Weak pull-down equivalent resistor (3)(4)	VIN = VDD	70	80	120	kΩ
Cıo	GPIO pin capacitance	-	-	5	-	pF

<sup>(1)</sup> Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

All GPIOs are CMOS and TTL compliant (no software configuration required). Their characteristics take into account the strict CMOS-technology or TTL parameters.

#### **Output driving current**

In the user application, the number of GPIO pins which can drive current must be controlled to respect the absolute maximum rating defined in *Section 5.2.1*:

- The sum of the currents sourced by all GPIOs on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 7*).
- The sum of the currents sunk by all GPIOs on V<sub>SS</sub>, plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 7*).

<sup>(2)</sup> Leakage could be higher than max if negative current is injected on adjacent pins.

<sup>(3)</sup> Each of PA11 and PA12 has a weak pull-down resistor 330 kΩ which is permanently enabled.

<sup>(4)</sup> The pull-down resistor of BOOT0 exists permanently.



### **Output voltage levels**

All GPIOs are CMOS and TTL compliant.

Table 33. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
Maximum	sourcing/sinking strength				
Vol	Output low level voltage	CMOS standard L. = 15 mA	-	0.4	V
Vон	Output high level voltage	− CMOS standard, I <sub>IO</sub> = 15 mA	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub>	Output low level voltage	TTI standard I - C - A	-	0.4	.,
V <sub>OH</sub>	Output high level voltage	−TTL standard, I <sub>IO</sub> = 6 mA	2.4	-	\ \
Large sou	rcing/sinking strength				
Vol	Output low level voltage	CMOC standard I - C - A	-	0.4	V
V <sub>OH</sub>	Output high level voltage	− CMOS standard, I <sub>IO</sub> = 6 mA	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub>	Output low level voltage	TTI standard I O A	-	0.4	.,
Vон	Output high level voltage	TTL standard, I <sub>IO</sub> = 3 mA	2.4	-	\ \
Vol <sup>(1)</sup>	Output low level voltage	L 00 A	-	1.3	.,
V <sub>OH</sub> <sup>(1)</sup>	Output high level voltage	- I <sub>IO</sub> = 20 mA	V <sub>DD</sub> -1.3	-	\ \
Normal so	urcing/sinking strength				•
Vol	Output low level voltage	01400 standard 1 4 m	-	0.4	V
Vон	Output high level voltage	CMOS standard, I <sub>IO</sub> = 4 mA	V <sub>DD</sub> -0.4	-	
Vol	Output low level voltage	TTI standard I - O - A	-	0.4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Vон	Output high level voltage	TTL standard, I <sub>IO</sub> = 2 mA	2.4	-	\ \ \
Vol <sup>(1)</sup>	Output low level voltage	1 0 1	-	1.3	.,
V <sub>OH</sub> <sup>(1)</sup>	Output high level voltage	- I <sub>IO</sub> = 9 mA	V <sub>DD</sub> -1.3	-	\ \ \

<sup>(1)</sup> Guaranteed by characterization results.

### **Input AC characteristics**

The definition and values of input AC characteristics are given as follows.

### **Table 34. Input AC characteristics**

Symbol	Parameter	Min	Max	Unit
<b>t</b> EXINTpw	Pulse width of external signals detected by EXINT controller	10	-	ns



# 5.3.12 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see the table below).

**Conditions Symbol Parameter** Min Тур Max Unit  $V_{\mathsf{IL}(\mathsf{NRST})}^{(1)}$ -0.5 NRST input low level voltage 8.0 ٧  $V_{DD} + 0.3$  $V_{IH(NRST)}^{(1)}$ NRST input high level voltage 2 NRST Schmitt trigger voltage  $V_{hys(NRST)}$ 500 mV hysteresis VIN = Vss Rpu Weak pull-up equivalent resistor 50 kΩ 30 40  $V_{F(NRST)}^{(1)}$ NRST input filtered puLEXT 33.3 μs V<sub>NF(NRST)</sub><sup>(1)</sup> NRST input not filtered puLEXT 66.7 μs

Table 35. NRST pin characteristics

External (1) reset circuit

NRST (2) R<sub>PU</sub>

Filter Internal Reset

Figure 17. Recommended NRST pin protection

- (1) The reset network protects the device against parasitic resets.
- (2) The user must ensure that the level on the NRST pin can go below the V<sub>IL</sub> (NRST) max level specified in *Table* 35. Otherwise the reset will not be performed by the device.

### 5.3.13 TMR timer characteristics

The parameters given in the table below are guaranteed by design.

Symbol **Parameter Conditions** Min Unit Max 1 **t**TMRxCLK tres(TMR) Timer resolution time 5 f<sub>TMRxCLK</sub> = 200 MHz ns **f**EXT ftmrxclk/2  $\mathsf{MHz}$ Timer external clock frequency on 0 CH1 to CH4 **f**EXT 50

**Table 36. TMR characteristics** 

<sup>(1)</sup> Guaranteed by design.



## 5.3.14 SPI / SPIM / I<sup>2</sup>S characteristics

The parameters are listed in *Table 37* for SPI and in *Table 38* for I<sup>2</sup>S.

Table 37. SPI characteristics

Symbol	Parameter	Conditions	Min	Max	Unit	
fsck		SPI master mode	-	36		
1/t <sub>c(SCK)</sub>	SPI clock frequency <sup>(2)(3)</sup>	SPI slave mode	-	32	MHz	
17tc(5CK)		SPIM	-	60		
$t_{r(SCK)}$ $t_{f(SCK)}$	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	8	ns	
t <sub>su(CS)</sub> (1)	CS setup time	Slave mode	4t <sub>PCLK</sub>	-	ns	
t <sub>h(CS)</sub> (1)	CS hold time	Slave mode	2t <sub>PCLK</sub>	-	ns	
$t_{\text{w(SCKL)}}^{(1)}$	SCK high and low time	Master mode, f <sub>PCLK</sub> = 100 MHz, prescaler = 4	15	25	ns	
t <sub>su(MI)</sub> <sup>(1)</sup>		Master mode	5	-		
t <sub>su(SI)</sub> <sup>(1)</sup>	Data input setup time	Slave mode	5	-	ns	
t <sub>h(MI)</sub> <sup>(1)</sup>	Data in a data di a	Master mode	5	-		
t <sub>h(SI)</sub> <sup>(1)</sup>	- Data input setup time	Slave mode	4	-	ns	
t <sub>a(SO)</sub> (1)(4)	Data output access time	Slave mode, f <sub>PCLK</sub> = 20 MHz	0	3t <sub>PCLK</sub>	ns	
t <sub>dis(SO)</sub> (1)(5)	Data output disable time	Slave mode	2	10	ns	
t <sub>v(SO)</sub> (1)	Data output valid time	Slave mode (after enable edge)	-	25	ns	
t <sub>v(MO)</sub> <sup>(1)</sup>	Data output valid time	Master mode (after enable edge)	-	5	ns	
t <sub>h(SO)</sub> (1)	Data autout hald time	Slave mode (after enable edge)	15	-		
t <sub>h(MO)</sub> <sup>(1)</sup>	Data output hold time	Master mode (after enable edge)	2	-	ns	

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

2022.2.10 51 Ver 2.00

<sup>(2)</sup> The maximum SPI clock frequency should not exceed fPCLK/2.

<sup>(3)</sup> The maximum SPI clock frequency is highly related with devices and the PCB layout. For more details about the complete solution, please contact your local Artery sales representative.

<sup>(4)</sup> Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the

<sup>(5)</sup> Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



CS input  $t_{c(SCK)}$ -  $\mathbf{t}_{\mathsf{h}(\mathsf{CS})}$ su(CS) -CPHA=0 t<sub>w(SCKH)</sub> CPOL=0 t<sub>w(SCKL)</sub> CPHA=0 -CPOL=1  $t_{v(SO)} \rightarrow \blacksquare$ t<sub>h(SO)</sub>  $t_{a(SO)}$ t<sub>dis(SO)</sub> MSB out LSB out MISO output  $t_{su(SI)}$  $t_{h(SI)}$ MOSI input MSB in LSB in

Figure 18. SPI timing diagram - slave mode and CPHA = 0

Figure 19. SPI timing diagram - slave mode and CPHA = 1




Figure 20. SPI timing diagram - master mode






Table 38. I<sup>2</sup>S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
fск 1/t <sub>c(СК)</sub>	I <sup>2</sup> S clock frequency	Master mode (data: 16 bits, audio frequency = 48 kHz)	1.522	1.525	MHz
T/tc(CK)		Slave mode	0	6.5	
tr(CK)	I <sup>2</sup> S clock rise and fall	Consoitive lead: C = 50 pF		8	
tf(CK)	time	Capacitive load: C = 50 pF	-	0	
t <sub>v(WS)</sub> (1)	WS valid time	Master mode	3	-	
t <sub>h(WS)</sub> (1)	WS hold time	Master mode	2	-	
tsu(WS) <sup>(1)</sup>	WS setup time	Slave mode	4	-	
t <sub>h(WS)</sub> (1)	WS hold time	Slave mode	0	-	
tw(CKH) <sup>(1)</sup>	OK binb on diam time	Master f <sub>PCLK</sub> = 16 MHz,	312.5	-	
tw(CKL) <sup>(1)</sup>	CK high and low time	audio frequency = 48 kHz	345	-	
tsu(SD_MR) <sup>(1)</sup>	Data in material and in the control	Master receiver	6.5	-	ns
tsu(SD_SR) <sup>(1)</sup>	Data input setup time	Slave receiver	1.5	-	
t <sub>h(SD_MR)</sub> (1)(2)	Data input hald time	Master receiver	0	-	
t <sub>h(SD_SR)</sub> (1)(2)	Data input hold time	Slave receiver	0.5	-	
t <sub>v(SD_ST)</sub> (1)(2)	Data output valid time	Slave transmitter (after enable edge)	-	18	
th(SD_ST) <sup>(1)</sup>	Data output hold time	Slave transmitter (after enable edge)	11	-	
t <sub>v(SD_MT)</sub> (1)(2)	Data output valid time	Master transmitter (after enable edge)	-	3	
th(SD_MT) <sup>(1)</sup>	Data output hold time	Master transmitter (after enable edge)	0	-	

<sup>(1)</sup> Guaranteed by design and/or characterization results.

c(CK) CPOL=0 CK lutput CPOL=1 t w(CKH) t w(CKL) -<sup>t</sup> h(WS) WS input t su(WS)  $^{\rm t}$   $_{\rm h(SD\_ST)}$ V(SD\_ST) SD transmit LSB transmit (2) MSB transmit Bitn transmit LSB transmit  $^{\mathsf{t}}$  su(SD\_SR) th(SD\_SR) SD receive LSB receive<sup>(2)</sup> Bitn receive LSB receive MSB receive

Figure 21. I<sup>2</sup>S slave timing diagram (Philips protocol)

(1) LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

<sup>(2)</sup> Depends on fPCLK. For example, if fPCLK=8 MHz, then TPCLK = 1/fPCLK =125 ns.






Figure 22. I<sup>2</sup>S master timing diagram (Philips protocol)

(1) LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

## 5.3.15 I<sup>2</sup>C characteristics

GPIO pins SDA and SCL have limitation as follows: they are not "true" open-drain. When configured as open-drain, the PMOS connected between the GPIO pin and  $V_{DD}$  is disabled, but is still present.

I<sup>2</sup>C bus interface can support standard mode (max. 100 kHz), fast mode (max. 400 kHz), and fast mode plus (max. 1 MHz).



## 5.3.16 SDIO characteristics

Tigure 20. Obto High-speed Hode

tw(CKH)

tw(CKL)

tw(CKL)

toH

D,CWD
(output)

D,CWD
(input)

Figure 23. SDIO high-speed mode

Figure 24. SD default mode




Table 39. SD/MMC characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
<b>f</b> PP	Clock frequency in data transfer mode	-	0	48	MHz
tw(ckl)	Clock low time	-	32	-	
tw(ckh)	Clock high time	-	30	-	
tr	Clock rise time	-	-	4	ns
tf	Clock fall time	-	-	5	
CMD, D inp	uts (referenced to CK)				
tısu	Input setup time	-	2	-	20
tıн	Input hold time	-	0	-	ns
CMD, D out	puts (referenced to CK) in MMC and SD HS	mode			
tov	Output valid time	-	-	6	
tон	Output hold time	-	0	-	ns
CMD, D out	puts (referenced to CK) in SD default mode	•			•
tovd	Output valid default time	-	-	7	
tohd	Output hold default time	-	0.5	-	ns

<sup>(1)</sup> Refer to SDIO\_CLKCTRL, the SDIO clock control register to control the CK output.

2022.2.10 55 Ver 2.00



### 5.3.17 USBFS characteristics

Table 40. USBFS startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> (1)	OTGFS transceiver startup time	1	μs

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 41. USBFS DC electrical characteristics

Symb	ool	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
	$V_{DD}$	OTGFS operating voltage	-	3.0(2)		3.6	V
	V <sub>DI</sub> (3)	Differential input sensitivity	I (USBFS_D+, USBFS_D-)	0.2		-	
Input levels	V <sub>CM</sub> (3)	Differential common mode range	Includes V <sub>DI</sub> range	0.8		2.5	V
	V <sub>SE</sub> (3)	Single ended receiver threshold	-	1.3		2.0	
Output	V <sub>OL</sub>	Static output level low	$R_L$ of 1.24 $k\Omega$ to 3.6 $V^{(4)}$	-		0.3	V
levels	V <sub>OH</sub>	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$	2.8		3.6	V
RPU	1	USBFS_D+ internal pull-up	VIN = VSS	0.97	1.24	1.58	kΩ

- (1) All the voltages are measured from the local ground potential.
- (2) The AT32F413 USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7 to 3.0 V V<sub>DD</sub> voltage range.
- (3) Guaranteed by characterization results, not tested in production.
- (4) R<sub>L</sub> is the load connected on the USB drivers.

Figure 25. USBFS timings: definition of data signal rise and fall time




Table 42. USBFS electrical characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
tr	Rise time (2)	C <sub>L</sub> ≤ 50 pF	4	20	ns
t <sub>f</sub>	Fall Time (2)	C <sub>L</sub> ≤ 50 pF	4	20	ns
t <sub>rfm</sub>	Rise/fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%
$V_{CRS}$	Output signal crossover voltage	-	1.3	2.0	V

<sup>(1)</sup> Guaranteed by design, not tested in production.

2022.2.10 56 Ver 2.00

<sup>(2)</sup> Measured from 10% to 90% of the data signal. For more detailed information, please refer to USB Specification Chapter 7 (version 2.0).



### 5.3.18 12-bit ADC characteristics

Unless otherwise specified, the parameters given in the table below are preliminary values derived from tests performed under ambient temperature, f<sub>PCLK2</sub> frequency and V<sub>DDA</sub> supply voltage conditions summarized in *Table 11*.

Note: It is recommended to perform a calibration after each power-up.

**Table 43. ADC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Power supply	-	2.6	-	3.6	V
Idda	Current on the V <sub>DDA</sub> input pin	-	-	790(1)	900	μA
fadc	ADC clock frequency	-	0.6	-	28	MHz
fs <sup>(2)</sup>	Sampling rate	-	0.05	-	2	MHz
f <sub>TRIG</sub> (2)	External trigger frequency	f <sub>ADC</sub> = 28 MHz	-	-	1.65	MHz
ITRIG(=)	External trigger frequency	-	-	-	17	1/fadc
Vain	Conversion voltage range <sup>(3)</sup>	-	0 (VREF-tied to ground))	-	VREF+	V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	-	See <i>Table</i> 44 ar	See <i>Table</i> 44 and <i>Table 45</i> for details		
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor	-	-	15	-	pF
<b>4</b> (2)	Calibratian time	f <sub>ADC</sub> = 28 MHz	6.14			μs
t <sub>CAL</sub> <sup>(2)</sup>	Calibration time	-	172			1/fadc
t <sub>lat</sub> (2)	Injection trigger conversion	f <sub>ADC</sub> = 28 MHz	-	-	107	ns
lat <sup>(−)</sup>	latency	-	-	-	3 <sup>(4)</sup>	1/fadc
t <sub>latr</sub> (2)	Regular trigger conversion	f <sub>ADC</sub> = 28 MHz	-	-	71.4	μs
llatr' <sup>−</sup> /	latency	-	-	-	2(4)	1/fadc
ts <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 28 MHz	0.053	-	8.55	μs
LS(=)	Sampling lime	-	1.5	-	239.5	1/fadc
t <sub>STAB</sub> (2)	Power-up time	-	42		1/fadc	
	Total conversion time (including	f <sub>ADC</sub> = 28 MHz	0.5	-	9	μs
t <sub>CONV</sub> (2)	Total conversion time (including sampling time)	-	14 to 252 (t <sub>S</sub> fo	r sampling e approxima		1/fadc

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(3)</sup> V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> depending on the package.

<sup>(4)</sup> For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *Table 43*.



*Table 44* and *Table* are used to define the maximum external impedance allowed for an error below 1/4 LSB.

Table 44.  $R_{AIN}$  max for  $f_{ADC} = 14MHz$ 

T <sub>S</sub> (Cycle)	t <sub>S</sub> (μ <b>s</b> )	R <sub>AIN</sub> max (kΩ)
1.5	0.11	0.2
7.5	0.54	1.0
13.5	0.96	2.0
28.5	2.04	4.2
41.5	2.96	6.0
55.5	3.96	8.5
71.5	5.11	11
239.5	17.11	32

<sup>(1)</sup> Guaranteed by design.

Table 45.  $R_{AIN}$  max for  $f_{ADC}$  = 28 MHz<sup>(1)</sup>

T <sub>S</sub> (Cycle)	t <sub>S</sub> (μs)	R <sub>AIN</sub> max (kΩ)
1.5	0.05	0.1
7.5	0.27	0.4
13.5	0.48	0.9
28.5	1.02	2.1
41.5	1.48	3.0
55.5	1.98	4.0
71.5	2.55	5.0
239.5	8.55	19

<sup>(1)</sup> Guaranteed by design.

Table 46. ADC accuracy (1)

Symbol	Parameter	Test Conditions	Тур	Max <sup>(3)</sup>	Unit
ET	Total unadjusted error	f <sub>PCLK2</sub> = 56 MHz,	±2	±4	
EO	Offset error	$f_{ADC}$ = 28 MHz, $R_{AIN}$ < 10 k $\Omega$ ,	±1	±2	
EG	Gain error	V <sub>DDA</sub> = 3.0 to 3.6 V, T <sub>A</sub> = 25 °C	±1.5	±3	LSB
ED	Differential linearity error	Measurements made after ADC calibration	±0.5	±1	
EL	Integral linearity error	VREF+ = VDDA	±0.6	±1	
ET	Total unadjusted error	f <sub>PCLK2</sub> = 56 MHz,	±2	±4	
EO	Offset error	$f_{ADC} = 28 \text{ MHz}$ , $R_{AIN} < 10 \text{ k}\Omega$ .	±1	±2.5	
EG	Gain error	V <sub>DDA</sub> = 2.6 to 3.6 V	±1.5	±3.5	LSB
ED	Differential linearity error	Measurements made after ADC calibration	±0.5	±1	
EL	Integral linearity error	modean emente made and 7100 samplation	±0.6	±1.2	

<sup>(1)</sup> ADC DC accuracy values are measured after internal calibration.

2022.2.10 58 Ver 2.00

<sup>(2)</sup> Guaranteed by characterization results, not tested in production.






Figure 26. ADC accuracy characteristics

- (1) Example of an actual transfer curve.
- (2) Ideal transfer curve.
- (3) End point correlation line.
- (4) ET = Maximum deviation between the actual and the ideal transfer curves.
  - EO = Deviation between the first actual transition and the first ideal one.
  - EG = Deviation between the last ideal transition and the last actual one.
  - ED = Maximum deviation between actual steps and the ideal one.
  - EL = Maximum deviation between any actual transition and the end point correlation line.




Figure 27. Typical connection diagram using the ADC

- (1) Refer to  $Table\ 43$  for the values of Rain and Cadc.
- (2) C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

#### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 28*. The 100 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.




Figure 28. Power supply and reference decoupling

2022.2.10 59 Ver 2.00



# 5.3.19 Internal reference voltage (VINTRV) characteristics

Table 47. Internal reference voltage characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VINTRV	Internal reference voltage	-	1.16	1.20	1.24	V
T <sub>Coeff</sub> <sup>(1)</sup>	Temperature coefficient	-	-	-	120	ppm/°C
T <sub>S_VINTRV</sub>	ADC sampling time when reading the internal reference voltage	-	-	5.1	17.1	μs

<sup>(1)</sup> Guaranteed by design, not tested in production.

# 5.3.20 Temperature sensor (V<sub>TS</sub>) characteristics

Table 48. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±2	±5	°C
Avg_Slope <sup>(1(2))</sup>	Average slope	-4.13	-4.20	-4.35	mV/°C
V <sub>25</sub> <sup>(1)(2)</sup>	Voltage at 25 °C	1.18	1.28	1.38	V
t <sub>START</sub> (3)	Startup time	-	-	100	μs
Ts_temp <sup>(3)(4)</sup>	ADC sampling time when reading the temperature	-	8.6	17.1	μs

<sup>(1)</sup> Guaranteed by characterization results, not tested in production.

Obtain the temperature using the following formula:


Temperature (in °C) =  $\{(V_{25} - V_{TS}) / Avg Slope\} + 25$ .

Where,

 $V_{25} = V_{TS}$  value for 25° C and

Avg\_Slope = Average Slope for curve between Temperature vs. V<sub>TS</sub> (given in mV/° C).

Figure 29. V<sub>TS</sub> vs. temperature



<sup>(2)</sup> The temperature sensor output voltage changes linearly with temperature. The offset of this line varies from chip to chip due to process variation (up to 50 °C from one chip to another). The internal temperature sensor is more suited to applications that detect temperature variations instead of absolute temperatures. If accurate temperature readings are needed, an external temperature sensor part should be used.


<sup>(3)</sup> Guaranteed by design, not tested in production.



# 6 Package information

# 6.1 LQFP64 package information

Figure 30. LQFP64 - 10 x 10 mm 64 pin low-profile quad flat package outline





# AT32F413 Series Datasheet


Table 49. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data

O. mark all		Millimeters		
Symbol	Min	Тур	Min	
А	-	-	1.60	
A1	0.05	-	0.15	
A2	1.35	1.40	1.45	
b	0.17	0.20	0.27	
С	0.09	-	0.20	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	
Е	11.75	12.00	12.25	
E1	9.90	10.00	10.10	
е		0.50 BSC.		
Θ		3.5° REF.		
L	0.45 0.60 0.75		0.75	
L1		1.00 REF.		
ccc		0.08		



# 6.2 LQFP48 package information

Figure 31, LQFP48 – 7 x 7 mm 48 pin low-profile quad flat package outline





# AT32F413 Series Datasheet


Table 50. LQFP48 - 7 x 7 mm 48 pin low-profile quad flat package mechanical data

O-mak-al	Millimeters				
Symbol	Min	Тур	Min		
A	-	-	1.60		
A1	0.05	-	0.15		
A2	1.35	1.40	1.45		
b	0.17	0.22	0.27		
С	0.09	-	0.20		
D	8.80	9.00	9.20		
D1	6.90	7.00	7.10		
Е	8.80	9.00	9.20		
E1	6.90	7.00	7.10		
е		0.50 BSC.			
Θ	0°	3.5°	7°		
L	0.45	0.60	0.75		
L1	1.00 REF.				



# 6.3 QFN48 package information

Figure 32. QFN48 - 6 x 6 mm 48 pin quad flat no-leads package outline





# AT32F413 Series Datasheet

Table 51. QFN48 - 6 x 6 mm 48 pin quad flat no-leads package mechanical data

Occupation I		Millimeters				
Symbol	Min	Тур	Min			
А	0.80	0.85	0.90			
A1	0.00	0.02	0.05			
A3		0.203 REF.				
b	0.15	0.20	0.25			
D	5.90	6.00	6.10			
D2	3.07	3.17	3.27			
E	5.90	6.00	6.10			
E2	3.07	3.17	3.27			
е		0.40 BSC.				
K	0.20	-	-			
L	0.35	0.40	0.45			



# 6.4 QFN32 package information

Figure 33. QFN32 – 4 x 4 mm 32 pin quad flat no-leads package outline







Table 52	OEN32 -	1 v 1 mm	32 nin	auad flat	no loade	nackado	mochanical data
Table 52.	QFN3Z -	• 4 X 4 IIIIII	o∠ piii	quau nat	no-ieaus	package	mechanical data

O. walk all	Millimeters				
Symbol	Min	Тур	Min		
А	0.80	0.85	0.90		
A1	0.00	0.02	0.05		
A3		0.203 REF.			
b	0.15	0.20	0.25		
D		4.00 BSC.			
D2	2.65	2.70	2.75		
E		4.00 BSC.			
E2	2.65	2.70	2.75		
е	0.40 BSC.				
K	0.20		-		
L	0.25	0.30	0.35		

# 6.5 Device marking

Figure 34. Marking example






# 6.6 Thermal characteristics

Table 53. Package thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient  LQFP64 – 10 x 10 mm/0.5 mm pitch	69.2	
	Thermal resistance junction-ambient  LQFP48 – 7 x 7 mm/0.5 mm pitch	63.8 °C/W	
$\Theta_{JA}$	Thermal resistance junction-ambient  QFN48 – 6 x 6 mm/0.4 mm pitch  50.8		C/VV
	Thermal resistance junction-ambient  QFN32 – 4 x 4 mm/0.4 mm pitch	59.9	



# 7 Part numbering



-4 = QFN32 - 4 x 4 mm

Blank = other packages

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest Artery sales office.



# 8 Document revision history

Table 55. Document revision history

Date	Version	Change
2018.11.23	1.00	Initial release.
		1. Corrected the maximum PLL input clock as 16 MHz
2019.2.25	1.01	3. Corrected the number of USART/UART in <i>Table 2</i>
		4. Modified the maximum HBM value as 5000 V in Table 9
2019.3.25	1.02	1. Added AT32F413CBU7
2019.4.16	1.03	1. Modified AT32F413KxU7 as AT32F413KxU7-4
2019.8.6	1.04	1. Added CLKOUT prescaler in <i>Table 2</i>
2019.6.6	1.04	2. Added the maximum rising rate of V <sub>DD</sub> as note (1) of <i>Table 12</i>
2020.3.10	1.05	1. Corrected DMA2 as 7 channels
2020.3.10	1.05	2. Added USBFS1_SOF function on PA8
		Updated document architecture.
		2. Added note (9) in <i>Table 5</i>
2022.2.10	2022.2.10 2.00	3. Corrected SPI frequency in <i>Table 37</i>
		4. Modified LQFP48 package data
		5. Modified QFN48 package data and <i>Figure 32</i>



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

Purchasers understand and agree that purchasers are solely responsible for the selection and use of Artery's products and services.

Artery's products and services are provided "AS IS" and Artery provides no warranties express, implied or statutory, including, without limitation, any implied warranties of merchantability, satisfactory quality, non-infringement, or fitness for a particular purpose with respect to the Artery's products and services.

Notwithstanding anything to the contrary, purchasers acquires no right, title or interest in any Artery's products and services or any intellectual property rights embodied therein. In no event shall Artery's products and services provided be construed as (a) granting purchasers, expressly or by implication, estoppel or otherwise, a license to use third party's products and services; or (b) licensing the third parties' intellectual property rights; or (c) warranting the third party's products and services and its intellectual property rights.

Purchasers hereby agrees that Artery's products are not authorized for use as, and purchasers shall not integrate, promote, sell or otherwise transfer any Artery's product to any customer or end user for use as critical components in (a) any medical, life saving or life support device or system, or (b) any safety device or system in any automotive application and mechanism (including but not limited to automotive brake or airbag systems), or (c) any nuclear facilities, or (d) any air traffic control device, application or system, or (e) any weapons device, application or system, or (f) any other device, application or system where it is reasonably foreseeable that failure of the Artery's products as used in such device, application or system would lead to death, bodily injury or catastrophic property damage.

© 2022 ARTERY Technology - All rights reserved